Efficient simulation of synthesis-oriented system level designs

Rajesh K. Gupta, S. Shukla, N. Savoiu
{"title":"Efficient simulation of synthesis-oriented system level designs","authors":"Rajesh K. Gupta, S. Shukla, N. Savoiu","doi":"10.1145/581199.581237","DOIUrl":null,"url":null,"abstract":"Modeling for synthesis and modeling for simulation seem to be two competing goals in the context of C++-based modeling frameworks. One of the reasons is while most hardware systems have some inherent parallelism efficiently expressing it depends on whether the target usage is synthesis or simulation. For synthesis, designs are usually described with synthesis tools in mind and are therefore partitioned according to the targeted hardware units. For simulation, runtime efficiency is critical but our previous work has shown that a synthesis-oriented description is not necessarily the most efficient, especially if using multiprocessor simulators. Multiprocessor simulation requires preemptive multithreading but most current C++-based high level system description languages use cooperative multithreading to exploit parallelism to reduce overhead. We have seen that, for synthesis-oriented models, along with adding preemptive threading we need to transform the threading structure for good simulation performance. In this paper we present an algorithm for automatically applying such transformations to C++-based hardware models, ongoing work aimed at proving the equivalence between the original and transformed model, and a 62% to 76% simulation time improvement on a dual processor simulator.","PeriodicalId":413693,"journal":{"name":"15th International Symposium on System Synthesis, 2002.","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"15th International Symposium on System Synthesis, 2002.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/581199.581237","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

Abstract

Modeling for synthesis and modeling for simulation seem to be two competing goals in the context of C++-based modeling frameworks. One of the reasons is while most hardware systems have some inherent parallelism efficiently expressing it depends on whether the target usage is synthesis or simulation. For synthesis, designs are usually described with synthesis tools in mind and are therefore partitioned according to the targeted hardware units. For simulation, runtime efficiency is critical but our previous work has shown that a synthesis-oriented description is not necessarily the most efficient, especially if using multiprocessor simulators. Multiprocessor simulation requires preemptive multithreading but most current C++-based high level system description languages use cooperative multithreading to exploit parallelism to reduce overhead. We have seen that, for synthesis-oriented models, along with adding preemptive threading we need to transform the threading structure for good simulation performance. In this paper we present an algorithm for automatically applying such transformations to C++-based hardware models, ongoing work aimed at proving the equivalence between the original and transformed model, and a 62% to 76% simulation time improvement on a dual processor simulator.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
面向综合的系统级设计的高效仿真
在基于c++的建模框架中,为综合而建模和为仿真而建模似乎是两个相互竞争的目标。其中一个原因是,虽然大多数硬件系统都有一些固有的并行性,但它的有效表达取决于目标用途是综合还是模拟。对于综合,设计通常是用综合工具描述的,因此根据目标硬件单元进行划分。对于仿真,运行时效率是至关重要的,但我们之前的工作表明,面向合成的描述不一定是最有效的,特别是如果使用多处理器模拟器。多处理器仿真需要抢占式多线程,但目前大多数基于c++的高级系统描述语言都使用协作式多线程来利用并行性来减少开销。我们已经看到,对于面向综合的模型,除了添加抢占式线程外,我们还需要转换线程结构以获得良好的仿真性能。在本文中,我们提出了一种自动将这种转换应用于基于c++的硬件模型的算法,正在进行的工作旨在证明原始模型和转换模型之间的等价性,并在双处理器模拟器上将仿真时间提高62%至76%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A case study of hardware and software synthesis in ForSyDe Low-power data memory communication for application-specific embedded processors A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units Security-driven exploration of cryptography in DSP cores Formal verification in a component-based reuse methodology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1