Part-time resonant switching for light load efficiency improvement of a 3-level fully integrated buck converter

W. Godycki, Bo-Jhang Sun, A. Apsel
{"title":"Part-time resonant switching for light load efficiency improvement of a 3-level fully integrated buck converter","authors":"W. Godycki, Bo-Jhang Sun, A. Apsel","doi":"10.1109/ESSCIRC.2014.6942047","DOIUrl":null,"url":null,"abstract":"Fully integrated 3-level converters can provide efficient steep step down conversion ratios for on-chip digital loads such as CMPs, due to their combination of advantages of both switched capacitor and buck converters. Previous work has demonstrated monolithic designs with good efficiency at driving high current loads. However, efficiency of these converters suffers at low voltages and currents, making it difficult to drive processor sleep states. In this paper we demonstrate a part-time resonant switching scheme for a fully integrated 3-level converter in standard 65nm CMOS. The 1.9×1.1mm2 design operates from a 1.8V input and provides up to 400mA using 2 phases with continuous conduction mode. By using real time peak current detection and flyback capacitor voltage positioning, the converter achieves up to 64% efficiency for less than 0.7V output with sub-40mA current levels. Measurements show that this is a 60-80% improvement in efficiency compared to the same converter with traditional DCM mode. This results in an extension of the efficient operation range of 3-level converters supporting DVFS and potentially significant energy savings when powering microprocessor sleep states.","PeriodicalId":202377,"journal":{"name":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","volume":"295 6 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2014.6942047","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

Fully integrated 3-level converters can provide efficient steep step down conversion ratios for on-chip digital loads such as CMPs, due to their combination of advantages of both switched capacitor and buck converters. Previous work has demonstrated monolithic designs with good efficiency at driving high current loads. However, efficiency of these converters suffers at low voltages and currents, making it difficult to drive processor sleep states. In this paper we demonstrate a part-time resonant switching scheme for a fully integrated 3-level converter in standard 65nm CMOS. The 1.9×1.1mm2 design operates from a 1.8V input and provides up to 400mA using 2 phases with continuous conduction mode. By using real time peak current detection and flyback capacitor voltage positioning, the converter achieves up to 64% efficiency for less than 0.7V output with sub-40mA current levels. Measurements show that this is a 60-80% improvement in efficiency compared to the same converter with traditional DCM mode. This results in an extension of the efficient operation range of 3-level converters supporting DVFS and potentially significant energy savings when powering microprocessor sleep states.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
提高3电平全集成降压变换器轻载效率的部分谐振开关
由于完全集成的3电平转换器结合了开关电容和降压转换器的优点,可以为片上数字负载(如cmp)提供高效的陡峭降压转换比率。先前的工作已经证明单片设计在驱动大电流负载方面具有良好的效率。然而,这些转换器的效率在低电压和电流下受到影响,使其难以驱动处理器休眠状态。在本文中,我们展示了一种用于标准65nm CMOS的全集成3电平变换器的部分谐振开关方案。1.9×1.1mm2设计工作从1.8V输入,并提供高达400mA使用2相连续传导模式。通过实时峰值电流检测和反激电容电压定位,变换器在低于0.7V的输出和低于40ma的电流水平下实现高达64%的效率。测量表明,与采用传统DCM模式的相同转换器相比,效率提高了60-80%。这将扩展支持DVFS的3电平转换器的有效运行范围,并在为微处理器休眠状态供电时潜在地节省大量能源。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
How chips helped discover the Higgs boson at CERN A 16 Gb/s receiver with DC wander compensated rail-to-rail AC coupling and passive linear-equalizer in 22 nm CMOS The folding dickson converter: A step towards fully integrated wide input range capacitive DC-DC converters A linear 28nm CMOS digital transmitter with 2×12bit up to LO baseband sampling and −58dBc C-IM3 An eddy-current displacement-to-digital converter based on a ratio-metric delta-sigma ADC
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1