A Low Cost and Inner-round Pipelined Design of ECB-AES-256 Crypto Engine for Solid State Disk

Fei Wu, Liang Wang, Ji-guang Wan
{"title":"A Low Cost and Inner-round Pipelined Design of ECB-AES-256 Crypto Engine for Solid State Disk","authors":"Fei Wu, Liang Wang, Ji-guang Wan","doi":"10.1109/NAS.2010.40","DOIUrl":null,"url":null,"abstract":"Solid-State Disks (SSD) are widely used in government and security departments owing to its faster speed of data access, more durability, more shock and drop, no noise, lower power consumption, lighter weight compared with Magnetic disk. As a result, the demand of security for storing data has been generated. The Advanced Encryption Standard (AES) is today's key data encryption standard for protecting data, but the implementation of high-speed AES encryption engine needs to consume a large number of hardware resources. This paper presents a low-cost and inner-round pipelined ECB-256-AES encryption engine. Through sharing the resources between the AES encryption module and the AES decryption module and using the look-up table for the SubBytes and InvSubBytes operations, the logic resources have been largely reduced; by using loop rolling and inner-round pipelined techniques, a high throughput of encryption and decryption operations is achieved. A 1.986Gbits/s throughput and 232.748MHz clock frequency are achieved using 614 slices of the Xilinx xc6slx45-3fgg484. The simulation results show that the AES crypto design is able to meet the read and write speed of SATA 1.0 interface.","PeriodicalId":284549,"journal":{"name":"2010 IEEE Fifth International Conference on Networking, Architecture, and Storage","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Fifth International Conference on Networking, Architecture, and Storage","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NAS.2010.40","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

Solid-State Disks (SSD) are widely used in government and security departments owing to its faster speed of data access, more durability, more shock and drop, no noise, lower power consumption, lighter weight compared with Magnetic disk. As a result, the demand of security for storing data has been generated. The Advanced Encryption Standard (AES) is today's key data encryption standard for protecting data, but the implementation of high-speed AES encryption engine needs to consume a large number of hardware resources. This paper presents a low-cost and inner-round pipelined ECB-256-AES encryption engine. Through sharing the resources between the AES encryption module and the AES decryption module and using the look-up table for the SubBytes and InvSubBytes operations, the logic resources have been largely reduced; by using loop rolling and inner-round pipelined techniques, a high throughput of encryption and decryption operations is achieved. A 1.986Gbits/s throughput and 232.748MHz clock frequency are achieved using 614 slices of the Xilinx xc6slx45-3fgg484. The simulation results show that the AES crypto design is able to meet the read and write speed of SATA 1.0 interface.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
固态硬盘用ECB-AES-256加密引擎的低成本内圆流水线设计
固态硬盘(Solid-State Disks, SSD)具有数据存取速度快、耐用、防跌落、无噪音、功耗低、重量轻等优点,被广泛应用于政府和安全部门。因此,对数据存储的安全性提出了要求。高级加密标准AES (Advanced Encryption Standard)是当今用于保护数据的关键数据加密标准,但实现高速AES加密引擎需要消耗大量硬件资源。本文提出了一种低成本的内轮流水线式ECB-256-AES加密引擎。通过在AES加密模块和AES解密模块之间共享资源,并使用查找表进行SubBytes和InvSubBytes操作,大大减少了逻辑资源;通过循环滚动和内轮流水线技术,实现了高吞吐量的加解密操作。使用Xilinx xc6slx45-3fgg484芯片的614片可以实现1.986Gbits/s的吞吐量和232.748MHz的时钟频率。仿真结果表明,AES加密设计能够满足SATA 1.0接口的读写速度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Heterogeneous Multi-core Parallel SGEMM Performance Testing and Analysis on Cell/B.E Processor Stabilizing Path Modification of Power-Aware On/Off Interconnection Networks Modelling Speculative Prefetching for Hybrid Storage Systems Binomial Probability Redundancy Strategy for Multimedia Transmission Fast and Memory-Efficient Traffic Classification with Deep Packet Inspection in CMP Architecture
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1