Wavelet Processing Implementation in Digital Hardware

P. Szecówka, M. Kowalski, K. Krysztoforski, A. Wolczowski
{"title":"Wavelet Processing Implementation in Digital Hardware","authors":"P. Szecówka, M. Kowalski, K. Krysztoforski, A. Wolczowski","doi":"10.1109/MIXDES.2007.4286243","DOIUrl":null,"url":null,"abstract":"The paper describes an architecture and design of digital circuit dedicated for wavelet transform calculation, being a part of complex pattern recognition and control algorithm. The target application is artificial hand controlled by the nervous system of handicapped human, setting strict requirements on timing. Speed/size trade-off is discussed in general and in the context of this particular application. Floating point arithmetic was applied, based on the in-house developed solutions. The concept was implemented using VHDL, verified and successfully synthesized for FPGA programmable logic.","PeriodicalId":310187,"journal":{"name":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","volume":"116 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 14th International Conference on Mixed Design of Integrated Circuits and Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIXDES.2007.4286243","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The paper describes an architecture and design of digital circuit dedicated for wavelet transform calculation, being a part of complex pattern recognition and control algorithm. The target application is artificial hand controlled by the nervous system of handicapped human, setting strict requirements on timing. Speed/size trade-off is discussed in general and in the context of this particular application. Floating point arithmetic was applied, based on the in-house developed solutions. The concept was implemented using VHDL, verified and successfully synthesized for FPGA programmable logic.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
数字硬件中的小波处理实现
本文介绍了一种用于小波变换计算的数字电路的结构和设计,它是复杂模式识别和控制算法的一部分。目标应用是由残疾人神经系统控制的假肢,对时间有严格的要求。一般情况下以及在这个特定应用程序的上下文中讨论速度/大小权衡。基于内部开发的解决方案,应用了浮点算法。利用VHDL实现了该概念,验证并成功合成了FPGA可编程逻辑。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Tradeoffs and Optimization in Analog CMOS Design Aura Removal Algorithm for High-Temperature Image Quantitative Analysis Systems Design of CMCU with EOLC and Encoding of Collections of Microoperations Accuracy of Analytical Evaluation of Interconnection Capacitances in Crossing Buses Design of Operational Amplifier with Low Power Consumption in 0.35 μm Technology
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1