IC Specification Language

R. Ayres
{"title":"IC Specification Language","authors":"R. Ayres","doi":"10.1109/DAC.1979.1600124","DOIUrl":null,"url":null,"abstract":"This paper explores the use of computer languages for specifying ICs. Many different aspects of an IC may be specified via language such as logical function and layout. The logic function of an IC may be specified via boolean equations and the layout may be specified via shapes expressed with cartesian coordinates. With such specification, the computer can simulate the behavior of the IC and generate layouts with great precision.","PeriodicalId":345241,"journal":{"name":"16th Design Automation Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1979-06-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"16th Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.1979.1600124","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

This paper explores the use of computer languages for specifying ICs. Many different aspects of an IC may be specified via language such as logical function and layout. The logic function of an IC may be specified via boolean equations and the layout may be specified via shapes expressed with cartesian coordinates. With such specification, the computer can simulate the behavior of the IC and generate layouts with great precision.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
IC规格语言
本文探讨了使用计算机语言来指定集成电路。集成电路的许多不同方面可以通过逻辑功能和布局等语言来指定。集成电路的逻辑功能可以通过布尔方程来指定,布局可以通过用笛卡尔坐标表示的形状来指定。有了这样的规范,计算机可以模拟集成电路的行为,并以很高的精度生成布局。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design Verification Based on Functional Abstraction Placement Algorithm by Partitioning for Optimum Rectangular Placement Testing of MOS Combinational Networks - A Procedure for Efficient Fault Simulation and Test Generation The N. mPc Runtime Environment A Two-Dimensional Placement Algorithm for the Master Slice LSI Layout Problem
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1