{"title":"BZK.SAU.FPGA10.0: Microprocessor architecture design on reconfigurable hardware as an educational tool","authors":"H. Oztekin, Feyzullah Temurtaş, A. Gulbag","doi":"10.1109/ISCI.2011.5958946","DOIUrl":null,"url":null,"abstract":"The Computer Architecture and Organization course in Computer and Electrical Engineering departments faces with a big problem: the migration from theory to practice. In order to solve this problem, a Computer Architecture simulator named BZK.SAU[1] is designed using an emulator program for educational purpose. This approach has important limitations. While students can complete and simulate their designs using software, they do not have the chance to implement and to run their designs in actual hardware. This work presents our solution to this problem: the FPGA implementation of BZK.SAU so that it would look and behave like the computer architecture simulator published in [1]. So we have implemented BZK.SAU Computer Architecture Simulator by using Altera® FPGA board that is a reconfigurable hardware prototyping development platform.","PeriodicalId":166647,"journal":{"name":"2011 IEEE Symposium on Computers & Informatics","volume":"85 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-03-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 IEEE Symposium on Computers & Informatics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCI.2011.5958946","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8
Abstract
The Computer Architecture and Organization course in Computer and Electrical Engineering departments faces with a big problem: the migration from theory to practice. In order to solve this problem, a Computer Architecture simulator named BZK.SAU[1] is designed using an emulator program for educational purpose. This approach has important limitations. While students can complete and simulate their designs using software, they do not have the chance to implement and to run their designs in actual hardware. This work presents our solution to this problem: the FPGA implementation of BZK.SAU so that it would look and behave like the computer architecture simulator published in [1]. So we have implemented BZK.SAU Computer Architecture Simulator by using Altera® FPGA board that is a reconfigurable hardware prototyping development platform.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
