Design and Simulation of 9-Level Hybrid Cascaded H-Bridge Multilevel Inverter with Reduced Components

Ashish P. Patel, V. Rupapara, A. R. Gauswami
{"title":"Design and Simulation of 9-Level Hybrid Cascaded H-Bridge Multilevel Inverter with Reduced Components","authors":"Ashish P. Patel, V. Rupapara, A. R. Gauswami","doi":"10.1109/ICCTCT.2018.8551027","DOIUrl":null,"url":null,"abstract":"The Multilevel Inverter (MLI) is attracting the researchers in industries and in academics for medium voltage, high power control. The desired output of MLI is synthesized in form of stepped waveforms with lower harmonics. Several conventional topologies have been anticipated to realize the MLI. The demerit of conventional MLIs is that it requires more number of components which in turn increase the complexity of gate pulse generation. As a result the overall cost of MLI will increase. To overcome these demerits, a hybrid topology is suggested in this paper. Compared to the conventional MLIs, the number of dc sources, power switching devices, converter cost and space required is considerably reduced with the increase in number of steps in output voltage. This paper includes the design and simulation of the hybrid converter with different types of PWM techniques. This hybrid converter is a combination of T-Type single phase inverter [6] and H-Bridge module with sub switches [8]. In this hybrid topology, Switching functions are improved in easy way. Operational principle is demonstrated with right figures and tables. High quality output voltage wave is obtained in simulation results. It reduces dv/dt stresses experienced by switches and also output voltage harmonic component are low.","PeriodicalId":344188,"journal":{"name":"2018 International Conference on Current Trends towards Converging Technologies (ICCTCT)","volume":"150 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Conference on Current Trends towards Converging Technologies (ICCTCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCTCT.2018.8551027","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

The Multilevel Inverter (MLI) is attracting the researchers in industries and in academics for medium voltage, high power control. The desired output of MLI is synthesized in form of stepped waveforms with lower harmonics. Several conventional topologies have been anticipated to realize the MLI. The demerit of conventional MLIs is that it requires more number of components which in turn increase the complexity of gate pulse generation. As a result the overall cost of MLI will increase. To overcome these demerits, a hybrid topology is suggested in this paper. Compared to the conventional MLIs, the number of dc sources, power switching devices, converter cost and space required is considerably reduced with the increase in number of steps in output voltage. This paper includes the design and simulation of the hybrid converter with different types of PWM techniques. This hybrid converter is a combination of T-Type single phase inverter [6] and H-Bridge module with sub switches [8]. In this hybrid topology, Switching functions are improved in easy way. Operational principle is demonstrated with right figures and tables. High quality output voltage wave is obtained in simulation results. It reduces dv/dt stresses experienced by switches and also output voltage harmonic component are low.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
简化元件的9电平混合级联h桥多电平逆变器的设计与仿真
多电平逆变器(MLI)是中压、大功率控制领域的研究热点。MLI的期望输出以低谐波阶跃波形的形式合成。有几种传统的拓扑可以实现MLI。传统mli的缺点是需要更多的元件,这反过来又增加了栅极脉冲产生的复杂性。因此,MLI的总费用将会增加。为了克服这些缺点,本文提出了一种混合拓扑。与传统的mli相比,随着输出电压阶数的增加,直流电源的数量、功率开关器件的数量、转换器的成本和所需的空间都大大减少。本文包括采用不同类型PWM技术的混合变换器的设计和仿真。该混合变换器是t型单相逆变器[6]和带子开关的h桥模块[8]的组合。在这种混合拓扑结构中,交换功能得到了简单的改进。用正确的图表说明了工作原理。仿真结果表明,输出电压波形质量较高。它减少了开关经历的dv/dt应力,并且输出电压谐波分量低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Memristor-CMOS Analog Co-Processor for Acceleration of High Performance Computing Applications Electronic Device Games: An Implication on Academic Performance of Students in CST An Optimised BCD Digit Multiplier A Study on Transaction Specification based Software Testing for Internet of Things Comparative Study of Short-Term Wind Speed Forecasting Techniques Using Artificial Neural Networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1