Lower bounds for matrix product

Amir Shpilka
{"title":"Lower bounds for matrix product","authors":"Amir Shpilka","doi":"10.1109/SFCS.2001.959910","DOIUrl":null,"url":null,"abstract":"We prove lower bounds on the number of product gates in bilinear and quadratic circuits that compute the product of two n /spl times/ n matrices over finite fields. In particular we obtain the following results: 1. We show that the number of product gates in any bilinear (or quadratic) circuit that computes the product of two n /spl times/ n matrices over GF(2) is at least 3n/sup 2/ o(n/sup 2/). 2. We show that the number of product gates in any bilinear circuit that computes the product of two n /spl times/ n matrices over GF(p) is at least (2.5 + 1.5/p/sup 3/-1)n/sup 2/ - o(n/sup 2/). These results improve the former results of N.H. Bshouty (1997) and M. Blaser (1999) who proved lower bounds of 2.5n/sup 2/ o(n/sup 2/).","PeriodicalId":378126,"journal":{"name":"Proceedings 2001 IEEE International Conference on Cluster Computing","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2001-10-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"44","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2001 IEEE International Conference on Cluster Computing","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SFCS.2001.959910","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 44

Abstract

We prove lower bounds on the number of product gates in bilinear and quadratic circuits that compute the product of two n /spl times/ n matrices over finite fields. In particular we obtain the following results: 1. We show that the number of product gates in any bilinear (or quadratic) circuit that computes the product of two n /spl times/ n matrices over GF(2) is at least 3n/sup 2/ o(n/sup 2/). 2. We show that the number of product gates in any bilinear circuit that computes the product of two n /spl times/ n matrices over GF(p) is at least (2.5 + 1.5/p/sup 3/-1)n/sup 2/ - o(n/sup 2/). These results improve the former results of N.H. Bshouty (1997) and M. Blaser (1999) who proved lower bounds of 2.5n/sup 2/ o(n/sup 2/).
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
矩阵乘积的下界
我们证明了在有限域上计算两个n /spl乘以/ n矩阵乘积的双线性和二次电路中乘积门数目的下界。特别地,我们得到以下结果:1。我们证明了在任何双线性(或二次)电路中,计算两个n/ spl乘以/ n矩阵在GF(2)上的乘积的乘积门的数量至少为3n/sup 2/ o(n/sup 2/)。2. 我们证明了在GF(p)上计算两个n/ spl乘以/ n矩阵的乘积的任何双线性电路中,积门的数量至少为(2.5 + 1.5/p/sup 3/-1)n/sup 2/ - 0 (n/sup 2/)。这些结果改进了N.H. Bshouty(1997)和M. Blaser(1999)的结果,他们证明了2.5n/sup 2/ o(n/sup 2/)的下界。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The complexity of factors of multivariate polynomials A replacement for Voronoi diagrams of near linear size "Planar" tautologies hard for resolution Traveling with a Pez dispenser (or, routing issues in MPLS) Almost tight upper bounds for vertical decompositions in four dimensions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1