Prophet: Real-time Queue Length Inference in Programmable Switches

Shuhe Wang, J. Bi, Chen Sun, Yu Zhou
{"title":"Prophet: Real-time Queue Length Inference in Programmable Switches","authors":"Shuhe Wang, J. Bi, Chen Sun, Yu Zhou","doi":"10.1145/3314148.3318050","DOIUrl":null,"url":null,"abstract":"Programmable switches enable the implementation of many complex network functions directly in the data plane. Protocol Independent Switch Architecture (PISA) is a stateof-the-art architecture for programmable switches [1]. After entering a PISA switch, packets first go through an ingress pipeline, then enter the traffic manager that maintains multiple queues, and are finally processed by an egress pipeline. However, there exists an intrinsic constraint in PISA. The traffic manager generates metadatas of queue lengths which are only accessible in egress, while the ingress has no visibility in the queue status. This prevents PISA switches from supporting many advanced network functions. For instance, DRILL [3] employs per-packet load balancing by deciding which queue a packet should enter based on the lengths of candidate queues. The decision has to happen in ingress before packet queuing, which cannot be supported in PISA.","PeriodicalId":346870,"journal":{"name":"Proceedings of the 2019 ACM Symposium on SDN Research","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-04-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 2019 ACM Symposium on SDN Research","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3314148.3318050","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

Programmable switches enable the implementation of many complex network functions directly in the data plane. Protocol Independent Switch Architecture (PISA) is a stateof-the-art architecture for programmable switches [1]. After entering a PISA switch, packets first go through an ingress pipeline, then enter the traffic manager that maintains multiple queues, and are finally processed by an egress pipeline. However, there exists an intrinsic constraint in PISA. The traffic manager generates metadatas of queue lengths which are only accessible in egress, while the ingress has no visibility in the queue status. This prevents PISA switches from supporting many advanced network functions. For instance, DRILL [3] employs per-packet load balancing by deciding which queue a packet should enter based on the lengths of candidate queues. The decision has to happen in ingress before packet queuing, which cannot be supported in PISA.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
先知:可编程交换机的实时队列长度推断
可编程交换机可以直接在数据平面上实现许多复杂的网络功能。协议独立交换机架构(PISA)是一种最先进的可编程交换机架构。进入PISA交换机后,数据包首先通过入口管道,然后进入维护多个队列的流量管理器,最后由出口管道进行处理。然而,PISA存在着内在的约束。流量管理器生成队列长度的元数据,这些元数据只能在出口中访问,而入口在队列状态中没有可见性。这使得PISA交换机无法支持许多高级网络功能。例如,DRILL[3]通过根据候选队列的长度决定数据包应该进入哪个队列来采用逐包负载平衡。决策必须发生在数据包排队之前,这在PISA中是不支持的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
MMLite: A Scalable and Resource Efficient Control Plane for Next Generation Cellular Packet Core OpenTD Precise Time-synchronization in the Data-Plane using Programmable Switching ASICs P4TrafficTool Identifying Equivalent SDN Forwarding Behaviour
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1