High performance low voltage low power voltage mode analog multiplier circuit

T. Ettaghzouti, N. Hassen, K. Besbes
{"title":"High performance low voltage low power voltage mode analog multiplier circuit","authors":"T. Ettaghzouti, N. Hassen, K. Besbes","doi":"10.1109/DT.2017.8012160","DOIUrl":null,"url":null,"abstract":"This paper presents a low voltage low power analogue voltage mode four quadrant multiplier circuit using only two second generation current conveyor circuits (CCII) and two NMOS transistors operating in ohmic region. This circuit is characterized by ± 0.25 V dynamic ranges with a low total harmonic distortion (THD) around to 0.021 %, wide bandwidth (2.67 GHz) and low power consumption of about 0.43 mW. Tspice simulations using 0.18 µm CMOS TSMC parameters are performed to confirm the workability of CCII circuit and voltage mode multiplier structure.","PeriodicalId":426951,"journal":{"name":"2016 7th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 7th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications (SETIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DT.2017.8012160","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

This paper presents a low voltage low power analogue voltage mode four quadrant multiplier circuit using only two second generation current conveyor circuits (CCII) and two NMOS transistors operating in ohmic region. This circuit is characterized by ± 0.25 V dynamic ranges with a low total harmonic distortion (THD) around to 0.021 %, wide bandwidth (2.67 GHz) and low power consumption of about 0.43 mW. Tspice simulations using 0.18 µm CMOS TSMC parameters are performed to confirm the workability of CCII circuit and voltage mode multiplier structure.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
高性能低电压低功率电压模模拟倍增电路
本文提出了一种低压低功耗模拟电压模式四象限乘法器电路,该电路仅使用两个工作在欧姆区的NMOS晶体管和两个第二代电流传输电路。该电路的动态范围为±0.25 V,总谐波失真(THD)约为0.021%,带宽(2.67 GHz)宽,功耗约为0.43 mW。采用0.18µm CMOS TSMC参数进行了Tspice仿真,验证了CCII电路和电压模倍增器结构的可操作性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Design of SIW iris-coupled-cavity band-pass filter circuit using Wave Concept Iterative Process method Heuristic analysis and contingencies classification of case study IEEE 14-bus Corpus management system: Semantic aspects of representation and processing of search queries SEMG based model to simulate action potential of a single muscle fiber Medical Body Area Networks: Mobility and channel modeling
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1