S. Razafimandimby, D. Petit, P. Bar, S. Joblot, J. Carpentier, J. Morelle, C. Arnaud1, G. Parat, P. Garcia, C. Garnier
{"title":"Co-design considerations for frequency drift compensation in BAW-based time reference application","authors":"S. Razafimandimby, D. Petit, P. Bar, S. Joblot, J. Carpentier, J. Morelle, C. Arnaud1, G. Parat, P. Garcia, C. Garnier","doi":"10.1109/RFIC.2010.5477303","DOIUrl":null,"url":null,"abstract":"In order to take up the challenge of BAW-based time reference, this paper presents new BAW/Integrated Circuits (IC) co-integration considerations. For the demonstration, a SiP approach is proposed where the Solidly Mounted Resonator (SMR) has been directly flip-chipped on the top of the IC. This 2.5GHz oscillator reaches a −93dBc/Hz phase noise at a 2kHz carrier offset for a 7.3mW power consumption. A 5bit switched capacitor bank permits to correct process deviations with a 12.5kHz accuracy while a varactor capacitance allows compensating a SMR with a −4.2ppm/°C Temperature Coefficient of Frequency (TCF) in a [−40°C,85°C] temperature range.","PeriodicalId":269027,"journal":{"name":"2010 IEEE Radio Frequency Integrated Circuits Symposium","volume":"6 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-05-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Radio Frequency Integrated Circuits Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2010.5477303","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4
Abstract
In order to take up the challenge of BAW-based time reference, this paper presents new BAW/Integrated Circuits (IC) co-integration considerations. For the demonstration, a SiP approach is proposed where the Solidly Mounted Resonator (SMR) has been directly flip-chipped on the top of the IC. This 2.5GHz oscillator reaches a −93dBc/Hz phase noise at a 2kHz carrier offset for a 7.3mW power consumption. A 5bit switched capacitor bank permits to correct process deviations with a 12.5kHz accuracy while a varactor capacitance allows compensating a SMR with a −4.2ppm/°C Temperature Coefficient of Frequency (TCF) in a [−40°C,85°C] temperature range.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
