Verification of Physical Chip Layouts Using GDSII Design Data

Abstract

Modern semiconductor products adopting worldwide distributed manufacturing face the threat of malicious manipulation. An efficient and correct proof of absence of any modification is targeted to be achieved through the comparison of original layout design data with the physical chip layout recovered by reverse engineering. This paper presents an algorithm for this task. It is validated on design and layout data from sample analysis results on 40 nm layers.