Real time prototyping method and a case study

H. Krupnova, D. Vu, G. Saucier, M. Boubal
{"title":"Real time prototyping method and a case study","authors":"H. Krupnova, D. Vu, G. Saucier, M. Boubal","doi":"10.1109/IWRSP.1998.676662","DOIUrl":null,"url":null,"abstract":"The paper presents a strategy for high-speed prototyping on FPGAs. The traditional \"glue\" synthesis strategy may not be sufficient for obtaining FPGA prototypes working at real speed. A key possibility to accelerate the performance of FPGA designs is the utilisation of the architectural features of modern FPGAs. To do this, no \"push-button\" solutions exists. The way to do this is to process one by one the critical blocks of the design and to decide about the implementation strategy for each block. As an example, a case study of a microprocessor circuit is presented. The microprocessor should be able to work in real time at 10 MHz frequency. To reach this speed in the Altera FLEX 10 KA technology, a special implementation strategy was elaborated for the microprocessor's RAM and ALU blocks.","PeriodicalId":310447,"journal":{"name":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","volume":"23 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. Ninth International Workshop on Rapid System Prototyping (Cat. No.98TB100237)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWRSP.1998.676662","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

The paper presents a strategy for high-speed prototyping on FPGAs. The traditional "glue" synthesis strategy may not be sufficient for obtaining FPGA prototypes working at real speed. A key possibility to accelerate the performance of FPGA designs is the utilisation of the architectural features of modern FPGAs. To do this, no "push-button" solutions exists. The way to do this is to process one by one the critical blocks of the design and to decide about the implementation strategy for each block. As an example, a case study of a microprocessor circuit is presented. The microprocessor should be able to work in real time at 10 MHz frequency. To reach this speed in the Altera FLEX 10 KA technology, a special implementation strategy was elaborated for the microprocessor's RAM and ALU blocks.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
实时原型方法和案例研究
提出了一种基于fpga的高速原型设计策略。传统的“胶水”合成策略可能不足以获得以实际速度工作的FPGA原型。加速FPGA设计性能的一个关键可能性是利用现代FPGA的架构特征。要做到这一点,不存在“按键式”解决方案。这样做的方法是一个接一个地处理设计的关键模块,并决定每个模块的实现策略。作为一个例子,给出了一个微处理器电路的实例研究。微处理器应该能够在10mhz频率下实时工作。为了在Altera FLEX 10ka技术中达到这种速度,针对微处理器的RAM和ALU块制定了特殊的实现策略。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Rapid prototyping of a co-processor based engine knock detection system APICES-rapid application development with graph pattern Hardware, software and mechanical cosimulation for automotive applications Virtual prototyping of a digital neural current controller Rapid system prototyping for real-time design validation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1