Posets of Minors of Functions in Multiple-Valued Logic

Erkko Lehtonen, Tamás Waldhauser
{"title":"Posets of Minors of Functions in Multiple-Valued Logic","authors":"Erkko Lehtonen, Tamás Waldhauser","doi":"10.1109/ISMVL.2017.9","DOIUrl":null,"url":null,"abstract":"We study the structure of the partially ordered set of minors of an arbitrary function of several variables. We give an abstract characterization of such \"minor posets\" in terms of colorings of partition lattices, and we also present infinite families of examples as well as constructions that can be used to build new minor posets.","PeriodicalId":393724,"journal":{"name":"2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE 47th International Symposium on Multiple-Valued Logic (ISMVL)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISMVL.2017.9","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

We study the structure of the partially ordered set of minors of an arbitrary function of several variables. We give an abstract characterization of such "minor posets" in terms of colorings of partition lattices, and we also present infinite families of examples as well as constructions that can be used to build new minor posets.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多值逻辑中函数的次序集
研究了任意多变量函数的偏序子集的结构。我们给出了这些“小偏序集”在划分格着色方面的抽象表征,我们也给出了无限族的例子以及可以用来构建新的小偏序集的结构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Extending Ideal Paraconsistent Four-Valued Logic Extensions to the Reversible Hardware Description Language SyReC A Random Forest Using a Multi-valued Decision Diagram on an FPGA Skipping Embedding in the Design of Reversible Circuits A Novel Ternary Multiplier Based on Ternary CMOS Compact Model
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1