D. Cottet, I. Stevanovic, B. Wunsch, D. Daroui, J. Ekman, G. Antonini
{"title":"EM simulation of planar bus bars in multi-level power converters","authors":"D. Cottet, I. Stevanovic, B. Wunsch, D. Daroui, J. Ekman, G. Antonini","doi":"10.1109/EMCEUROPE.2012.6396765","DOIUrl":null,"url":null,"abstract":"This paper presents recent progress in the acceleration of PEEC based electromagnetic simulations and its impact on the design of complex bus bar structures as used in multilevel power converters. The approach presented consists of different dedicated acceleration methods for the different design tasks. The first acceleration technique applied is the so called reluctance matrix method for full 3D field results, reducing memory consumption by orders of magnitude and computing time by a factor 3 to 5. The second acceleration method applied is based on model order reduction techniques for port-to-port impedance extraction, reducing the computation time by about one order of magnitude and allowing wideband macro modeling for system level simulations. The paper focuses on the application of these methods showing the impact on practical bus bar design tasks.","PeriodicalId":377100,"journal":{"name":"International Symposium on Electromagnetic Compatibility - EMC EUROPE","volume":"3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-12-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Symposium on Electromagnetic Compatibility - EMC EUROPE","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EMCEUROPE.2012.6396765","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6
Abstract
This paper presents recent progress in the acceleration of PEEC based electromagnetic simulations and its impact on the design of complex bus bar structures as used in multilevel power converters. The approach presented consists of different dedicated acceleration methods for the different design tasks. The first acceleration technique applied is the so called reluctance matrix method for full 3D field results, reducing memory consumption by orders of magnitude and computing time by a factor 3 to 5. The second acceleration method applied is based on model order reduction techniques for port-to-port impedance extraction, reducing the computation time by about one order of magnitude and allowing wideband macro modeling for system level simulations. The paper focuses on the application of these methods showing the impact on practical bus bar design tasks.