Efficient FPGA Implementation of Parameterized Real Time Color Based Object Tracking

Robert Morris, Shahnam Mirzaei
{"title":"Efficient FPGA Implementation of Parameterized Real Time Color Based Object Tracking","authors":"Robert Morris, Shahnam Mirzaei","doi":"10.1109/iemcon53756.2021.9623221","DOIUrl":null,"url":null,"abstract":"This paper presents an efficient color based tracking method applied on a sequence of live video frames for use in real time applications such as surveillance, video conferencing, and robot navigation. The proposed integrated system architecture consists of an attached camera that communicates with the FPGA through HDMI interface. The deployed computer vision algorithm in the FPGA can capture video frames at the rate of 60 fps with the large image sizes of up to 1280×1024 pixels. It then identifies the object based on the specified color, removes noise via spatial filtering and calculates the centroid allowing the object to be tracked during motion. The proposed algorithm leverages a reduction method to minimize the FPGA area as well as power consumption by averaging values over a range of several pixels; thus logarithmically reduces the design size. Our implementation is parameterized to be made as accurate or small as an application requires, with minimal error. The proposed tracking system is implemented on a Xilinx ZYNQ-7000 series XC7Z010 FPGA housed on Xilinx Zybo development board. The utilization reports show for a selected reduction rate of 16, 86.5% reduction in Slice LUTs and 81.3% in Slice registers with the maximum error of 1.5% in centroid calculation.","PeriodicalId":272590,"journal":{"name":"2021 IEEE 12th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)","volume":"103 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 12th Annual Information Technology, Electronics and Mobile Communication Conference (IEMCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/iemcon53756.2021.9623221","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents an efficient color based tracking method applied on a sequence of live video frames for use in real time applications such as surveillance, video conferencing, and robot navigation. The proposed integrated system architecture consists of an attached camera that communicates with the FPGA through HDMI interface. The deployed computer vision algorithm in the FPGA can capture video frames at the rate of 60 fps with the large image sizes of up to 1280×1024 pixels. It then identifies the object based on the specified color, removes noise via spatial filtering and calculates the centroid allowing the object to be tracked during motion. The proposed algorithm leverages a reduction method to minimize the FPGA area as well as power consumption by averaging values over a range of several pixels; thus logarithmically reduces the design size. Our implementation is parameterized to be made as accurate or small as an application requires, with minimal error. The proposed tracking system is implemented on a Xilinx ZYNQ-7000 series XC7Z010 FPGA housed on Xilinx Zybo development board. The utilization reports show for a selected reduction rate of 16, 86.5% reduction in Slice LUTs and 81.3% in Slice registers with the maximum error of 1.5% in centroid calculation.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于颜色的参数化实时目标跟踪的高效FPGA实现
本文提出了一种有效的基于颜色的跟踪方法,应用于实时视频帧序列,用于监控,视频会议和机器人导航等实时应用。提出的集成系统架构包括一个附加的摄像头,通过HDMI接口与FPGA通信。在FPGA中部署的计算机视觉算法可以以60fps的速率捕获视频帧,图像大小可达1280×1024像素。然后,它根据指定的颜色识别物体,通过空间滤波去除噪声,并计算质心,使物体在运动过程中被跟踪。所提出的算法利用缩减方法通过在几个像素的范围内取平均值来最小化FPGA面积以及功耗;因此以对数方式减小设计尺寸。我们的实现是参数化的,以使其与应用程序所需的一样精确或小,并且误差最小。该跟踪系统在Xilinx ZYNQ-7000系列XC7Z010 FPGA上实现,该FPGA安装在Xilinx Zybo开发板上。利用率报告显示,切片lut的减少率为16,86.5%,切片寄存器的减少率为81.3%,质心计算的最大误差为1.5%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Maximization of the User Association of a Low-Power Tier Deploying Biased User Association Scheme in 5G Multi-Tier Heterogeneous Network A Deep Reinforcement Learning: Location-based Resource Allocation for Congested C-V2X Scenario A Deep Learning Approach to Predict Chronic Kidney Disease in Human Evaluation of a bio-socially inspired secure DSA scheme using testbed-calibrated hybrid simulations Siamese Network based Pulse and Signal Attribute Identification
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1