{"title":"Modeling of DG-Tunnel FET for low power VLSI circuit design","authors":"Sunil Kumar, B. Raj","doi":"10.1109/IC3.2015.7346724","DOIUrl":null,"url":null,"abstract":"This paper presents the analytical potential modeling of Double Gate (DG) Tunnel Field Effect Transistor (TFET) at 50 nm channel length. In this model approach the channel potential is sum of a long channel potential and a short channel perturbation along with the whole structure rather than just the Si/SiO2 interface or the channel centre. For the validation of our analytical modeling approach we compared our result with reported data which verify our proposed design.","PeriodicalId":217950,"journal":{"name":"2015 Eighth International Conference on Contemporary Computing (IC3)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-08-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 Eighth International Conference on Contemporary Computing (IC3)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IC3.2015.7346724","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
This paper presents the analytical potential modeling of Double Gate (DG) Tunnel Field Effect Transistor (TFET) at 50 nm channel length. In this model approach the channel potential is sum of a long channel potential and a short channel perturbation along with the whole structure rather than just the Si/SiO2 interface or the channel centre. For the validation of our analytical modeling approach we compared our result with reported data which verify our proposed design.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
