Verilog-model ALU microprocessor 6502 at the base MPGA 5503HM5 (CAD VLSI Kovcheg 3.02)

B. Bogomolov
{"title":"Verilog-model ALU microprocessor 6502 at the base MPGA 5503HM5 (CAD VLSI Kovcheg 3.02)","authors":"B. Bogomolov","doi":"10.1109/APEIE.2016.7802253","DOIUrl":null,"url":null,"abstract":"For the first time created a Verilog-model ALU microprocessor 6502 company MOS Technology (USA) based MPGA 5503HM5 using CAD VLSI Kovcheg 3.02. It carried out a complete ALU design cycle, including the simulation of the formation of a truth table and topology. It is shown that the library 5503 is functionally complete and supports the effective development of all the constituent elements of the ALU microprocessor 6502 based Verilog Netlist.","PeriodicalId":363890,"journal":{"name":"2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 13th International Scientific-Technical Conference on Actual Problems of Electronics Instrument Engineering (APEIE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEIE.2016.7802253","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

For the first time created a Verilog-model ALU microprocessor 6502 company MOS Technology (USA) based MPGA 5503HM5 using CAD VLSI Kovcheg 3.02. It carried out a complete ALU design cycle, including the simulation of the formation of a truth table and topology. It is shown that the library 5503 is functionally complete and supports the effective development of all the constituent elements of the ALU microprocessor 6502 based Verilog Netlist.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Verilog-model ALU微处理器6502在基础MPGA 5503HM5 (CAD VLSI Kovcheg 3.02)
首次创建了Verilog-model ALU微处理器6502公司MOS Technology(美国)基于MPGA 5503HM5使用CAD VLSI Kovcheg 3.02。它进行了一个完整的ALU设计周期,包括真值表的形成和拓扑的仿真。结果表明,5503库功能齐全,支持基于Verilog Netlist的ALU微处理器6502的所有组成元素的有效开发。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Synthesis of servosystems using method linear-quadratic optimization The mathematical model of forming of optimal combination of machineries and tractors park subject to social factor Equivalent electrochemical ‘wiring diagram’ of a neuron Approach to distributed computing system development for three-dimensional geoelectromagnetic problem solving Development of technologies, methods and devices of the functional diagnostics of microelectronic sensors parts and components
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1