Performance Enhancement of CNFET-based Approximate Compressor for Error Resilient Image Processing

Swetha Siliveri, Dr. N. Siva Sankara Reddy
{"title":"Performance Enhancement of CNFET-based Approximate Compressor for Error Resilient Image Processing","authors":"Swetha Siliveri, Dr. N. Siva Sankara Reddy","doi":"10.37391/ijeer.110332","DOIUrl":null,"url":null,"abstract":"The approximate computing has emerged as an appealing approach to minimize energy consumption. By implementing inexact circuits at the transistor level, significant enhancements in various performance metrics such as power consumption, delay, energy, and area can be achieved. Consequently, researchers worldwide have been actively exploring the application of inexact techniques in circuit design. This paper introduces a novel technique for designing low-power digital circuits called extremely low power modified gate diffusion input (ELP-MGDI). This technique combines the principles of Modified Gate Diffusion Input with the utilization of Carbon Nano Tube Field-Effect Transistors (CNTFETs). The Objective of this paper is to enhance the power, delay, and area characteristics of a 4:2 compressor and multiplier by employing ELP-MGDI approach. To achieve this, we conducted thorough analysis and simulations using the Verilog-A simulator 32 nm CNFET technology Stanford University within the Cadence Virtuoso Tool. The results show extremely power, delay reduction and power-delay-product (PDP) of approximate multiplier has been improved by over 99%, and the circuit area has been reduced by 55%. The proposed processing module demonstrates superior performance compared to their conventional counterparts.","PeriodicalId":491088,"journal":{"name":"International journal of electrical & electronics research","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-09-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International journal of electrical & electronics research","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.37391/ijeer.110332","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The approximate computing has emerged as an appealing approach to minimize energy consumption. By implementing inexact circuits at the transistor level, significant enhancements in various performance metrics such as power consumption, delay, energy, and area can be achieved. Consequently, researchers worldwide have been actively exploring the application of inexact techniques in circuit design. This paper introduces a novel technique for designing low-power digital circuits called extremely low power modified gate diffusion input (ELP-MGDI). This technique combines the principles of Modified Gate Diffusion Input with the utilization of Carbon Nano Tube Field-Effect Transistors (CNTFETs). The Objective of this paper is to enhance the power, delay, and area characteristics of a 4:2 compressor and multiplier by employing ELP-MGDI approach. To achieve this, we conducted thorough analysis and simulations using the Verilog-A simulator 32 nm CNFET technology Stanford University within the Cadence Virtuoso Tool. The results show extremely power, delay reduction and power-delay-product (PDP) of approximate multiplier has been improved by over 99%, and the circuit area has been reduced by 55%. The proposed processing module demonstrates superior performance compared to their conventional counterparts.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于cnfet近似压缩器的抗误差图像处理性能增强
近似计算已经成为最小化能源消耗的一种有吸引力的方法。通过在晶体管级实现不精确的电路,可以实现各种性能指标(如功耗、延迟、能量和面积)的显著增强。因此,世界各地的研究人员一直在积极探索不精确技术在电路设计中的应用。本文介绍了一种设计低功耗数字电路的新技术——极低功耗修正门扩散输入(ELP-MGDI)。该技术结合了改良栅扩散输入原理和碳纳米管场效应晶体管(cntfet)。本文的目的是利用ELP-MGDI方法提高4:2压缩乘法器的功率、延迟和面积特性。为了实现这一目标,我们在Cadence Virtuoso工具中使用斯坦福大学的Verilog-A模拟器32纳米CNFET技术进行了彻底的分析和模拟。结果表明,近似乘法器的极功耗、时延降低和功率延迟积(PDP)提高了99%以上,电路面积缩小了55%。与传统的处理模块相比,所提出的处理模块表现出优越的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Lyapunov based Control Strategy for DFIG based Wind Turbines to Enhance stability and Power Design and Implementation of a Transmitter for IR-UWB Standard Futuristic Energy Management Solution: Fuzzy logic controller-Enhanced Hybrid Storage for Electric Vehicles with Batteries and Super Capacitors Analysis on Rapid Charging for Electrified Transportation Systems Lifting Wavelets with OGS for Doppler Profile Estimation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1