{"title":"A 10-Gb/s Single-Loop Half-Rate DLL-Based Clock and Data Recovery Circuit for Forwarded-Clock Wireline Transceivers","authors":"Abdallah Mohamed, Sameh A. Ibrahim, M. Abo-Elsoud","doi":"10.58491/2735-4202.3190","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":510600,"journal":{"name":"Mansoura Engineering Journal","volume":"55 2","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Mansoura Engineering Journal","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.58491/2735-4202.3190","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
