Vertical GaN Trench‐MOSFETs Fabricated on Ammonothermally Grown Bulk GaN Substrates

Maciej Kamiński, Andrzej Taube, Jarosław Tarenko, Oskar Sadowski, Ernest Brzozowski, Justyna Wierzbicka, Magdalena Zadura, Marek Ekielski, K. Kosiel, Joanna Jankowska‐Śliwińska, Kamil Abendroth, Anna Szerling, P. Prystawko, Michał Boćkowski, I. Grzegory
{"title":"Vertical GaN Trench‐MOSFETs Fabricated on Ammonothermally Grown Bulk GaN Substrates","authors":"Maciej Kamiński, Andrzej Taube, Jarosław Tarenko, Oskar Sadowski, Ernest Brzozowski, Justyna Wierzbicka, Magdalena Zadura, Marek Ekielski, K. Kosiel, Joanna Jankowska‐Śliwińska, Kamil Abendroth, Anna Szerling, P. Prystawko, Michał Boćkowski, I. Grzegory","doi":"10.1002/pssa.202400077","DOIUrl":null,"url":null,"abstract":"Herein, the fabrication and characterization of vertical GaN trench‐MOSFETs on ammonothermally grown bulk GaN substrates have been reported. A number of technological processes have been developed, including, among others, low‐resistance ohmic contacts to Ga‐face n‐GaN epitaxial layers, N‐face backside ohmic contact, vertical sidewall trench etching processes, surface preparation, and atomic layer deposition of gate dielectric layers and integrated with fabrication process flow of vertical power devices. The fabricated test structures are characterized by an output drain current of 288 ± 74 mA mm−1, threshold voltage of about 10 V, and field‐effect channel mobility 13.1 ± 5.0 cm2 (Vs)−1 at 10 V drain‐source voltage and up to 65 cm2 (Vs)−1 at 0.1 V drain‐source voltage. In addition, first, experiments toward high current multicell transistor fabrication are carried out. Multicell test devices with hexagonal topology with a total gate width of 11.1 mm and output current over 1 A are successfully fabricated and characterized.","PeriodicalId":20150,"journal":{"name":"physica status solidi (a)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2024-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"physica status solidi (a)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1002/pssa.202400077","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Herein, the fabrication and characterization of vertical GaN trench‐MOSFETs on ammonothermally grown bulk GaN substrates have been reported. A number of technological processes have been developed, including, among others, low‐resistance ohmic contacts to Ga‐face n‐GaN epitaxial layers, N‐face backside ohmic contact, vertical sidewall trench etching processes, surface preparation, and atomic layer deposition of gate dielectric layers and integrated with fabrication process flow of vertical power devices. The fabricated test structures are characterized by an output drain current of 288 ± 74 mA mm−1, threshold voltage of about 10 V, and field‐effect channel mobility 13.1 ± 5.0 cm2 (Vs)−1 at 10 V drain‐source voltage and up to 65 cm2 (Vs)−1 at 0.1 V drain‐source voltage. In addition, first, experiments toward high current multicell transistor fabrication are carried out. Multicell test devices with hexagonal topology with a total gate width of 11.1 mm and output current over 1 A are successfully fabricated and characterized.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
在氨热法生长的块状氮化镓基底上制造的垂直氮化镓沟槽-MOSFET
本文报告了在氨热法生长的块状氮化镓衬底上制造垂直氮化镓沟槽-MOSFET的过程和特性。该研究开发了一系列技术工艺,包括 Ga 面 n-GaN 外延层的低电阻欧姆接触、N 面背面欧姆接触、垂直侧壁沟槽蚀刻工艺、表面制备以及栅极介电层的原子层沉积,并与垂直功率器件的制造工艺流程相结合。制造出的测试结构的输出漏极电流为 288 ± 74 mA mm-1,阈值电压约为 10 V,场效应沟道迁移率在 10 V 漏极-源极电压下为 13.1 ± 5.0 cm2 (Vs)-1,在 0.1 V 漏极-源极电压下高达 65 cm2 (Vs)-1。此外,还首先进行了大电流多胞晶体管制造实验。成功制作并表征了具有六边形拓扑结构、总栅极宽度为 11.1 mm、输出电流超过 1 A 的多单元测试器件。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Ultrafast Laser Hyperdoped Black Silicon and Its Application in Photodetectors: A Review Dynamic RON Degradation Suppression by Gate Field Plate in Partially Recessed AlGaN/GaN Metal–Insulator–Semiconductor High‐Electron‐Mobility Transistors Graphene Oxide as Novel Visible Light Active Photocatalyst: Synthesis, Modification by Nitrogen and Boron Doping, and Photocatalytic Application Influence of Parameters in Vapor Transport Equilibration Treatment on Composition and Homogeneity of LiTaO3 Single Crystals Comparative Study on Temperature‐Dependent Internal Quantum Efficiency and Light–Extraction Efficiency in III‐Nitride–, III‐Phosphide–, and III‐Arsenide–based Light‐Emitting Diodes
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1