MP-ORAM: A Novel ORAM Design for Multicore Processor Systems

IF 4.7 2区 化学 Q2 MATERIALS SCIENCE, MULTIDISCIPLINARY ACS Applied Polymer Materials Pub Date : 2024-07-01 DOI:10.1109/TDSC.2023.3337114
Sajid Hussain, Hui Guo, Tuo Li, Sri Parameswaran
{"title":"MP-ORAM: A Novel ORAM Design for Multicore Processor Systems","authors":"Sajid Hussain, Hui Guo, Tuo Li, Sri Parameswaran","doi":"10.1109/TDSC.2023.3337114","DOIUrl":null,"url":null,"abstract":"Security becomes increasingly critical in today's ubiquitous computing. One vulnerable part of a computing system is the bus between the processor chip and the external off-chip memory, where data transferred on the bus can be snooped. To protect data confidentiality, encryption is commonly used. However, encryption alone is not sufficient since the adversary can still find out useful information using the memory address trace. Oblivious RAM (ORAM) is a strong security measure to prevent such information leak. ORAM hides a true memory access in a round of random (dummy) accesses to the memory such that the data and addresses transferred over the memory buses look oblivious to the adversary. However, the existing ORAM designs often incur a hefty performance overhead, which greatly slows down the processor execution, especially for the multicore processor system where the potentially high memory access frequency from the multiple cores could make the impact of the performance overhead even more critical. To address this issue, we, for the first time, propose to process multiple memory access requests in a single round of dummy memory accesses. As such, we develop a novel ORAM design, called MP-ORAM, that targets the multicore system and is able to simultaneously handle a dynamic number of memory access requests to mitigate the performance overhead without compromising the obliviousness of the off-chip memory access trace. We have built a prototype for MP-ORAM and successfully integrated it into a RISCV-based multicore processor system. The whole system has also been implemented on a Xilinx Ultrascale+ ZCU102 FPGA board, with which we can effectively evaluate the performance of our design. Our evaluation, based on the SPLASH-2 benchmark suit, shows that MP-ORAM improves performance by 51–157% while only consuming up to 22% extra FPGA resources as compared to the baseline design. Furthermore, from the NIST randomness tests on the memory access traces generated by MP-ORAM, we have demonstrated that this performance improvement does not affect the obliviousness of the memory access trace. Most importantly, MP-ORAM is the first ORAM design of its kind that has been fully implemented and evaluated on a real multicore processor system with OS support.","PeriodicalId":7,"journal":{"name":"ACS Applied Polymer Materials","volume":"2010 29","pages":"3719-3733"},"PeriodicalIF":4.7000,"publicationDate":"2024-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"ACS Applied Polymer Materials","FirstCategoryId":"94","ListUrlMain":"https://doi.org/10.1109/TDSC.2023.3337114","RegionNum":2,"RegionCategory":"化学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"MATERIALS SCIENCE, MULTIDISCIPLINARY","Score":null,"Total":0}
引用次数: 0

Abstract

Security becomes increasingly critical in today's ubiquitous computing. One vulnerable part of a computing system is the bus between the processor chip and the external off-chip memory, where data transferred on the bus can be snooped. To protect data confidentiality, encryption is commonly used. However, encryption alone is not sufficient since the adversary can still find out useful information using the memory address trace. Oblivious RAM (ORAM) is a strong security measure to prevent such information leak. ORAM hides a true memory access in a round of random (dummy) accesses to the memory such that the data and addresses transferred over the memory buses look oblivious to the adversary. However, the existing ORAM designs often incur a hefty performance overhead, which greatly slows down the processor execution, especially for the multicore processor system where the potentially high memory access frequency from the multiple cores could make the impact of the performance overhead even more critical. To address this issue, we, for the first time, propose to process multiple memory access requests in a single round of dummy memory accesses. As such, we develop a novel ORAM design, called MP-ORAM, that targets the multicore system and is able to simultaneously handle a dynamic number of memory access requests to mitigate the performance overhead without compromising the obliviousness of the off-chip memory access trace. We have built a prototype for MP-ORAM and successfully integrated it into a RISCV-based multicore processor system. The whole system has also been implemented on a Xilinx Ultrascale+ ZCU102 FPGA board, with which we can effectively evaluate the performance of our design. Our evaluation, based on the SPLASH-2 benchmark suit, shows that MP-ORAM improves performance by 51–157% while only consuming up to 22% extra FPGA resources as compared to the baseline design. Furthermore, from the NIST randomness tests on the memory access traces generated by MP-ORAM, we have demonstrated that this performance improvement does not affect the obliviousness of the memory access trace. Most importantly, MP-ORAM is the first ORAM design of its kind that has been fully implemented and evaluated on a real multicore processor system with OS support.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
MP-ORAM:适用于多核处理器系统的新型 ORAM 设计
在当今无所不在的计算领域,安全变得越来越重要。计算系统中一个易受攻击的部分是处理器芯片与外部片外存储器之间的总线,总线上传输的数据可能被窥探。为了保护数据的机密性,通常会使用加密技术。然而,仅仅加密是不够的,因为对手仍然可以利用内存地址跟踪找出有用的信息。遗忘内存(ORAM)是防止此类信息泄露的有力安全措施。ORAM 将真正的内存访问隐藏在对内存的一轮随机(虚假)访问中,这样,通过内存总线传输的数据和地址在对手看来是可忽略的。然而,现有的 ORAM 设计通常会产生巨大的性能开销,从而大大降低处理器的执行速度,特别是在多核处理器系统中,多个内核可能产生的高内存访问频率会使性能开销的影响变得更加严重。为了解决这个问题,我们首次提出在一轮虚拟内存访问中处理多个内存访问请求。因此,我们开发了一种名为 MP-ORAM 的新型 ORAM 设计,它以多核系统为目标,能够同时处理动态数量的内存访问请求,从而在不影响片外内存访问轨迹的遗忘性的情况下减轻性能开销。我们建立了 MP-ORAM 的原型,并成功地将其集成到基于 RISCV 的多核处理器系统中。我们还在 Xilinx Ultrascale+ ZCU102 FPGA 板上实现了整个系统,从而可以有效评估我们设计的性能。基于 SPLASH-2 基准服的评估结果表明,MP-ORAM 与基准设计相比,性能提高了 51-157%,而额外消耗的 FPGA 资源最多只有 22%。此外,通过对 MP-ORAM 生成的内存访问轨迹进行 NIST 随机性测试,我们证明这种性能改进不会影响内存访问轨迹的遗忘性。最重要的是,MP-ORAM 是首个在支持操作系统的真实多核处理器系统上全面实施和评估的同类 ORAM 设计。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
CiteScore
7.20
自引率
6.00%
发文量
810
期刊介绍: ACS Applied Polymer Materials is an interdisciplinary journal publishing original research covering all aspects of engineering, chemistry, physics, and biology relevant to applications of polymers. The journal is devoted to reports of new and original experimental and theoretical research of an applied nature that integrates fundamental knowledge in the areas of materials, engineering, physics, bioscience, polymer science and chemistry into important polymer applications. The journal is specifically interested in work that addresses relationships among structure, processing, morphology, chemistry, properties, and function as well as work that provide insights into mechanisms critical to the performance of the polymer for applications.
期刊最新文献
Issue Editorial Masthead Issue Publication Information Role of Ion Interactions in Molecular Design Rules for Li+ and Na+ Solid Polymer Electrolytes Zn2+-Doped Carbon Dots as Multifunctional Nano-Regulators for Enhancing 3D Printability of PBAT Underwater Adhesives Enabled by Interfacial Water Activation through Solvent Exchange and In Situ Silane Hydrolysis Cross-Linking
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1