A High-Efficiency 12/1-V Dual-Path Series-Capacitor Converter With Low V⋅A Metric and Full Duty Range

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2024-10-01 DOI:10.1109/JSSC.2024.3464122
Xu Yang;Linhu Zhao;Zhichao Tan;Menglian Zhao;Yong Ding;Wuhua Li;Wanyuan Qu
{"title":"A High-Efficiency 12/1-V Dual-Path Series-Capacitor Converter With Low V⋅A Metric and Full Duty Range","authors":"Xu Yang;Linhu Zhao;Zhichao Tan;Menglian Zhao;Yong Ding;Wuhua Li;Wanyuan Qu","doi":"10.1109/JSSC.2024.3464122","DOIUrl":null,"url":null,"abstract":"This article presents a dual-path series-capacitor (DPSC) converter with a voltage range of <inline-formula> <tex-math>$9~{\\sim }~16$ </tex-math></inline-formula>-V input to 1-V output. By forming a capacitive-current path with flying capacitors, the proposed DPSC converter alleviates both voltage and current stresses on both the inductor and switches, enhancing overall efficiency and achieving the lowest <inline-formula> <tex-math>$V\\cdot A$ </tex-math></inline-formula> metric for the switches. The proposed DPSC converter enables inherent full duty cycle operation and reduced inductor current. The prototype converter demonstrates a measured peak efficiency of 94.5% with a maximum load capacity of 5 A. Besides, the proposed converter can be easily compatible with existing light-load schemes, which shows 89.2% at 0.1-A load for this design. The DPSC converter maintains high efficiency throughout the voltage conversion ratios (VCRs) and load ranges, outperforming prior state-of-the-art solutions.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 5","pages":"1731-1742"},"PeriodicalIF":5.6000,"publicationDate":"2024-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10701036/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This article presents a dual-path series-capacitor (DPSC) converter with a voltage range of $9~{\sim }~16$ -V input to 1-V output. By forming a capacitive-current path with flying capacitors, the proposed DPSC converter alleviates both voltage and current stresses on both the inductor and switches, enhancing overall efficiency and achieving the lowest $V\cdot A$ metric for the switches. The proposed DPSC converter enables inherent full duty cycle operation and reduced inductor current. The prototype converter demonstrates a measured peak efficiency of 94.5% with a maximum load capacity of 5 A. Besides, the proposed converter can be easily compatible with existing light-load schemes, which shows 89.2% at 0.1-A load for this design. The DPSC converter maintains high efficiency throughout the voltage conversion ratios (VCRs) and load ranges, outperforming prior state-of-the-art solutions.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
具有低 V/cdot A$ 公制值和全负载范围的高效 12/1-V 双通道串联电容器转换器
本文介绍了一种输入~输出电压范围为$9~{\sim}~16$ v的双路串联电容(DPSC)变换器。通过使用飞行电容器形成电容-电流路径,所提出的DPSC变换器减轻了电感和开关的电压和电流应力,提高了整体效率,并实现了开关的最低$V\cdot a $指标。所提出的DPSC变换器能够实现固有的全占空比操作和减小电感电流。该原型变换器的峰值效率为94.5%,最大负载容量为5 a。此外,所提出的变换器可以很容易地与现有的轻载方案兼容,在0.1 a负载下,本设计的变换器的负载率为89.2%。DPSC转换器在整个电压转换比(vcr)和负载范围内保持高效率,优于现有的最先进的解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A Wideband Digitally Assisted Frequency Tripler With Adaptively Optimized Output Power in 55-nm SiGe BiCMOS Design and Analysis of a 13.7–41 GHz Ultra-Wideband Frequency Doubler With Cross-Coupled Push-Push Structure A 23.4–42.1-GHz Fractional-N Synthesizer With ADC-Based Direct Phase Digitization A 0.5–2.5-GS/s Resettable Ring-VCO-Based ADC Eliminating Quantization-Noise Shaping Adaptive Linearity Enhancement of Low-Noise Amplifiers Using Doherty Active Load Modulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1