Design and Implementation of a D-Band Bidirectional Common-Gate Amplifier in 45-nm RFSOI

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2024-12-09 DOI:10.1109/JSSC.2024.3504358
Syed Mohammad Ashab Uddin;Wooram Lee
{"title":"Design and Implementation of a D-Band Bidirectional Common-Gate Amplifier in 45-nm RFSOI","authors":"Syed Mohammad Ashab Uddin;Wooram Lee","doi":"10.1109/JSSC.2024.3504358","DOIUrl":null,"url":null,"abstract":"This article presents a new design methodology for a D-band bidirectional amplifier that leverages the inherent symmetry of CMOS transistors in a common-gate amplifier. The proposed design exploits symmetric passive networks that achieve interstage conjugate matching conditions in forward and reverse amplifications while minimizing the switching loss in support of bidirectional amplification. A current-reuse technique is proposed to reduce power consumption by sharing the supply current between the adjacent amplifier stages. Two prototype D-band bidirectional amplifiers have been implemented using a 45-nm RFSOI process: transformer and transmission line-based amplifiers. The 103–123-GHz transformer-based amplifier reports measured peak gains of 9 and 7.5 dB in forward and reverse amplifications with a 3-dB bandwidth of 20 GHz, an average noise figure (NF) of 6.3 dB, and a DC power consumption of 25.5 mW. The 124–145-GHz transmission line-based amplifier reports a measured peak gain of 14 dB, a 3-dB bandwidth of 21 GHz, and an average NF of 7 dB with a DC power consumption of 28.5 mW.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 7","pages":"2500-2510"},"PeriodicalIF":5.6000,"publicationDate":"2024-12-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10781311/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This article presents a new design methodology for a D-band bidirectional amplifier that leverages the inherent symmetry of CMOS transistors in a common-gate amplifier. The proposed design exploits symmetric passive networks that achieve interstage conjugate matching conditions in forward and reverse amplifications while minimizing the switching loss in support of bidirectional amplification. A current-reuse technique is proposed to reduce power consumption by sharing the supply current between the adjacent amplifier stages. Two prototype D-band bidirectional amplifiers have been implemented using a 45-nm RFSOI process: transformer and transmission line-based amplifiers. The 103–123-GHz transformer-based amplifier reports measured peak gains of 9 and 7.5 dB in forward and reverse amplifications with a 3-dB bandwidth of 20 GHz, an average noise figure (NF) of 6.3 dB, and a DC power consumption of 25.5 mW. The 124–145-GHz transmission line-based amplifier reports a measured peak gain of 14 dB, a 3-dB bandwidth of 21 GHz, and an average NF of 7 dB with a DC power consumption of 28.5 mW.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
45纳米RFSOI中d波段双向共门放大器的设计与实现
本文提出了一种新的d波段双向放大器的设计方法,该方法利用了共门放大器中CMOS晶体管的固有对称性。提出的设计利用对称无源网络,在正向和反向放大中实现级间共轭匹配条件,同时最大限度地减少支持双向放大的开关损耗。提出了一种电流复用技术,通过在相邻的放大器级之间共享电源电流来降低功耗。使用45纳米RFSOI工艺实现了两个原型d波段双向放大器:变压器和基于传输线的放大器。基于103 - 123 GHz变压器的放大器在正向和反向放大中测量到的峰值增益分别为9和7.5 dB, 3db带宽为20 GHz,平均噪声系数(NF)为6.3 dB,直流功耗为25.5 mW。124 - 145 GHz传输线放大器的测量峰值增益为14 dB, 3db带宽为21 GHz,平均NF为7 dB,直流功耗为28.5 mW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A 40-GS/s 8-bit Time-Interleaved ADC Featuring SFDR-Enhanced Sampling and Power-Efficient Time-Domain Quantization in 28-nm CMOS Sub- μ A Always-on Drive Loop for 3-Axis MEMS Gyroscope MITTA: A Multi-Task Transformer Accelerator With Mixed Precision Structured Sparsity and Hierarchical Task-Adaptive Power Management Xiling: Cryo-CMOS Manipulator Using Dual 18-bit R-2R DACs for Single-Electron Transistor at 60 mK A Wideband Digitally Assisted Frequency Tripler With Adaptively Optimized Output Power in 55-nm SiGe BiCMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1