Class-G Impedance-Modulation Multi-Core Power Oscillator for High Pout and Power Back-Off Efficiency Enhancement

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2024-12-12 DOI:10.1109/JSSC.2024.3510417
Yiyang Shu;Xun Luo
{"title":"Class-G Impedance-Modulation Multi-Core Power Oscillator for High Pout and Power Back-Off Efficiency Enhancement","authors":"Yiyang Shu;Xun Luo","doi":"10.1109/JSSC.2024.3510417","DOIUrl":null,"url":null,"abstract":"Power oscillator is promising to directly generate the signal to the output with a high system efficiency. However, the peak output power and the efficiency at deep power back-off (PBO) are limited. In this article, the architecture of impedance-modulation multi-core power oscillator is proposed. The reconfigurable power-combining matching resonator is introduced and analyzed to obtain high efficiencies and low phase noise at peak and PBO states. Meanwhile, the output matching is investigated to maintain the high efficiency along with the tuning of oscillation frequency. To verify the mechanism, a dual-core power oscillator with Class-G supply switching is designed and fabricated in a 40-nm CMOS technology. The digitally controlled tail resistor array is used to tune the output power continuously. Measurements exhibit a 33% tuning range from 2.3 to 3.2 GHz. The peak output power is 10 dBm, while the efficiencies at 0-/3-/6-/9-dB PBOs are 39%, 37%, 33%, and 30%, respectively. The 1-MHz offset phase noise is −131.5 to −127.2 dBc/Hz over the operation frequency.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 7","pages":"2511-2521"},"PeriodicalIF":5.6000,"publicationDate":"2024-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10794770","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10794770/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Power oscillator is promising to directly generate the signal to the output with a high system efficiency. However, the peak output power and the efficiency at deep power back-off (PBO) are limited. In this article, the architecture of impedance-modulation multi-core power oscillator is proposed. The reconfigurable power-combining matching resonator is introduced and analyzed to obtain high efficiencies and low phase noise at peak and PBO states. Meanwhile, the output matching is investigated to maintain the high efficiency along with the tuning of oscillation frequency. To verify the mechanism, a dual-core power oscillator with Class-G supply switching is designed and fabricated in a 40-nm CMOS technology. The digitally controlled tail resistor array is used to tune the output power continuously. Measurements exhibit a 33% tuning range from 2.3 to 3.2 GHz. The peak output power is 10 dBm, while the efficiencies at 0-/3-/6-/9-dB PBOs are 39%, 37%, 33%, and 30%, respectively. The 1-MHz offset phase noise is −131.5 to −127.2 dBc/Hz over the operation frequency.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于高P_{\text{out}}$和增强功率回退效率的g类阻抗调制多核功率振荡器
功率振荡器有望直接产生信号到输出端,具有很高的系统效率。然而,峰值输出功率和深度功率回退(PBO)效率是有限的。本文提出了一种阻抗调制多核功率振荡器的结构。介绍并分析了可重构功率组合匹配谐振器在峰值和PBO状态下的高效率和低相位噪声。同时,在振荡频率调整的同时,对输出匹配进行了研究,以保持高效率。为了验证该机制,设计并制造了一个具有g类电源开关的双核功率振荡器,采用40纳米CMOS技术。采用数字控制的尾电阻阵列对输出功率进行连续调谐。测量显示33%的调谐范围从2.3到3.2 GHz。峰值输出功率为10 dBm,而0-/3-/6-/9-dB PBOs的效率分别为39%、37%、33%和30%。在工作频率上,1mhz偏移相位噪声为−131.5 ~−127.2 dBc/Hz。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A 0.2-V Edge-Pursuit Continuous-Time Ising Machine Using Ring-Oscillator Collapse and Delay-Enabled Positive Feedback A Heterogeneous TinyML SoC With Systematic Minimum Energy Searching and Management for Keyword Spotting NeRF-Learner: A NeRF–SLAM Accelerator With Unified Inference and Training Compute-in-Memory for Simultaneous Neural Rendering and SLAM A 57.3-fps 12.8 TFLOPS/W Text-to-Motion Processor With Inter-Iteration Output Sparsity and Inter-Frame Joint Similarity A Stochastic Analog Boolean Satisfiability Solver
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1