A 26-GΩ Input-Impedance 112-dB Dynamic-Range Two-Step Direct-Conversion Front-End With Improved Δ-Modulation for Wearable Biopotential Acquisition

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2024-12-20 DOI:10.1109/JSSC.2024.3514745
Yuzhi Hao;Hua Fan;Yong Lian;Mingyi Chen
{"title":"A 26-GΩ Input-Impedance 112-dB Dynamic-Range Two-Step Direct-Conversion Front-End With Improved Δ-Modulation for Wearable Biopotential Acquisition","authors":"Yuzhi Hao;Hua Fan;Yong Lian;Mingyi Chen","doi":"10.1109/JSSC.2024.3514745","DOIUrl":null,"url":null,"abstract":"This article presents a high dynamic range (DR) direct conversion front-end (Direct-FE) IC enabling the wearable acquisition of weak bio-potentials superposed onto large motion artifacts (MAs). The prototype IC has been fabricated in a standard 0.18-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>m CMOS process. Benefiting from the proposed feedback (FB) two-step direct conversion architecture with an improved <inline-formula> <tex-math>$\\Delta $ </tex-math></inline-formula>-modulation, as well as a novel differential difference amplifier (DDA) and a dynamic-element-matching (DEM) technique, it achieves a peak input range of 3.56 VPP, an input-referred noise (IRN) of <inline-formula> <tex-math>$2.2~{\\mu }$ </tex-math></inline-formula>Vrms, an input impedance of 26 G<inline-formula> <tex-math>$\\Omega $ </tex-math></inline-formula>, and a ±1.8-V electrode dc offset (EDO) tolerance, while consuming only 63-<inline-formula> <tex-math>$\\mu $ </tex-math></inline-formula>W power. Compared with state-of-the-art Direct-FEs, the proposed work demonstrates an advanced DR (112 dB) and a competitive FOMDR (175 dB). The prototype IC has been validated based on in vivo experiments, demonstrating its capability for artifact-tolerant wearable bio-potential acquisition.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 8","pages":"2890-2904"},"PeriodicalIF":5.6000,"publicationDate":"2024-12-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10810351/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This article presents a high dynamic range (DR) direct conversion front-end (Direct-FE) IC enabling the wearable acquisition of weak bio-potentials superposed onto large motion artifacts (MAs). The prototype IC has been fabricated in a standard 0.18- $\mu $ m CMOS process. Benefiting from the proposed feedback (FB) two-step direct conversion architecture with an improved $\Delta $ -modulation, as well as a novel differential difference amplifier (DDA) and a dynamic-element-matching (DEM) technique, it achieves a peak input range of 3.56 VPP, an input-referred noise (IRN) of $2.2~{\mu }$ Vrms, an input impedance of 26 G $\Omega $ , and a ±1.8-V electrode dc offset (EDO) tolerance, while consuming only 63- $\mu $ W power. Compared with state-of-the-art Direct-FEs, the proposed work demonstrates an advanced DR (112 dB) and a competitive FOMDR (175 dB). The prototype IC has been validated based on in vivo experiments, demonstrating its capability for artifact-tolerant wearable bio-potential acquisition.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种26-G $\Omega$输入阻抗112-dB动态范围两步直接转换前端,改进$\Delta$调制用于可穿戴生物电位采集
本文提出了一种高动态范围(DR)直接转换前端(direct - fe)集成电路,可以实现叠加在大运动伪影(MAs)上的弱生物电位的可穿戴采集。原型IC已在标准的0.18- $\mu $ m CMOS工艺中制造。得益于改进$\Delta $ -调制的反馈(FB)两步直接转换架构,以及新型差分放大器(DDA)和动态元件匹配(DEM)技术,该系统的峰值输入范围为3.56 VPP,输入参考噪声(IRN)为$2.2~{\mu }$ Vrms,输入阻抗为26 G $\Omega $,电极直流偏置(EDO)公差为±1.8 v,功耗仅为63- $\mu $ W。与最先进的Direct-FEs相比,拟议的工作展示了先进的DR (112 dB)和具有竞争力的FOMDR (175 dB)。该原型集成电路已经过体内实验验证,证明其具有耐受人工制品的可穿戴生物电位采集能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A 16× Interleaved 32-GS/s 8b Hybrid ADC With Self-Tracking Inter-Stage Gain Achieving 44.3-dB SFDR at 20.9-GHz Input A 6.78-MHz Single-Stage Regulating Rectifier With Dual Outputs Simultaneously Charged in a Half Cycle Achieving 92.2% Efficiency and 131 mW Output Power A 95.3% Efficiency APT/AET/SPT Multimode Multiband CMOS/GaN Envelope Tracking for 6G-Oriented Systems A 0.4-V 988-nW Tiny Footprint Time-Domain Audio Feature Extraction ASIC for Keyword Spotting Using Injection-Locked Oscillators Self-Enabled Write Assist Cells for High-Density SRAM in Resistance-Dominated Technology Node
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1