A Photovoltaic Dynamic Vision Sensor

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2025-01-08 DOI:10.1109/JSSC.2024.3524244
Pablo Fernández-Peramo;Juan Antonio Leñero-Bardallo;Ángel Rodríguez-Vázquez
{"title":"A Photovoltaic Dynamic Vision Sensor","authors":"Pablo Fernández-Peramo;Juan Antonio Leñero-Bardallo;Ángel Rodríguez-Vázquez","doi":"10.1109/JSSC.2024.3524244","DOIUrl":null,"url":null,"abstract":"This article reports a dynamic vision sensor (DVS) proof-of-concept chip employing an unconventional photo-transduction front end. Instead of the conventional logarithmic transducer comprising a photodiode and a nonlinear load, the proposed pixel architecture uses a single diode operating in the photovoltaic regime. This operation regime, the same as employed for solar cells, features a voltage-current characteristic that endows the sensor with remarkable sensitivity to transient illumination variations, particularly in low-light conditions. Also, the lack of resistive loads benefits compactness and decreases static power consumption. Experimental results with the sensor in the article demonstrate advantages over previous art regarding noise and latency.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 9","pages":"3355-3365"},"PeriodicalIF":5.6000,"publicationDate":"2025-01-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10833805","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10833805/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This article reports a dynamic vision sensor (DVS) proof-of-concept chip employing an unconventional photo-transduction front end. Instead of the conventional logarithmic transducer comprising a photodiode and a nonlinear load, the proposed pixel architecture uses a single diode operating in the photovoltaic regime. This operation regime, the same as employed for solar cells, features a voltage-current characteristic that endows the sensor with remarkable sensitivity to transient illumination variations, particularly in low-light conditions. Also, the lack of resistive loads benefits compactness and decreases static power consumption. Experimental results with the sensor in the article demonstrate advantages over previous art regarding noise and latency.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
光伏动态视觉传感器
本文报道了一种采用非常规光导前端的动态视觉传感器(DVS)概念验证芯片。与传统的由光电二极管和非线性负载组成的对数传感器不同,所提出的像素结构使用在光伏系统中工作的单个二极管。这种操作机制与太阳能电池相同,具有电压-电流特性,使传感器对瞬态照明变化具有显著的灵敏度,特别是在低光条件下。此外,缺乏电阻负载有利于紧凑性和减少静态功耗。本文中传感器的实验结果表明,在噪声和延迟方面,该传感器比以前的技术具有优势。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A Low Jitter and Low Spur Fractional-N Digital PLL Based on a DTC Chopping Technique A Dual-Band Reconfigurable Filtering Power Amplifier for 5G mmWave Applications A 28-nm Hybrid-Domain Outer Product-Based Floating-Point SRAM Computing-in-Memory Macro With Logarithm Bit-Width Residual ADC for Edge AI A Physically Unclonable Function With Less Than 4.16E–7 BER Featuring Secure In-Cell HCI Burn-In and nMOS-Dominant PUF Data Generation A 142–164-GHz Phased-Array AiP Module With High-Power-Density and High-Efficiency Transceiver in 65-nm CMOS for 6G UE
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1