A Novel Gate-Buck-Based Drive Circuit for Mitigating the Degradation of SiC MOSFETs During Short Circuit

IF 4.9 2区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Emerging and Selected Topics in Power Electronics Pub Date : 2025-01-29 DOI:10.1109/JESTPE.2025.3536033
Xinsong Zhang;Yizhuan Zheng;Lei Zhang;Xibo Yuan;Rundong Guo;Lei Ren
{"title":"A Novel Gate-Buck-Based Drive Circuit for Mitigating the Degradation of SiC MOSFETs During Short Circuit","authors":"Xinsong Zhang;Yizhuan Zheng;Lei Zhang;Xibo Yuan;Rundong Guo;Lei Ren","doi":"10.1109/JESTPE.2025.3536033","DOIUrl":null,"url":null,"abstract":"Silicon carbide (SiC) metal oxide semiconductor field effect transistors (MOSFETs) have a small short-circuit (SC) tolerance, making them prone to degradation and even damage. The major factors that influence SiC MOSFET degradation are studied in this article. A phenomenon that a shorter SC time causes a more serious voltage stress is experimentally verified. Therefore, it is not appropriate for the protection circuit to only shorten the protection time. In addition, this article analyses the difference between hard switching fault (HSF) and fault under load (FUL). It is difficult for one SC detection to apply to both HSF and FUL with short detection time and high accuracy. Therefore, a novel gate-buck-based drive circuit is proposed to mitigate the degradation of SiC MOSFETs irrespective of the fault types. The proposed drive circuit can suppress the voltage spike stress in a short SC protection time, while it is suitable for both kinds of SC faults. The proposed drive circuit divides the drive process into three phases. Although the circuit does not improve the speed and accuracy of SC detection, it can alleviate degradation and extend service life by adjusting the voltage value of each phase. The driver mitigates the degradation with minimum changes in the switching speed and the power loss.","PeriodicalId":13093,"journal":{"name":"IEEE Journal of Emerging and Selected Topics in Power Electronics","volume":"13 3","pages":"3218-3232"},"PeriodicalIF":4.9000,"publicationDate":"2025-01-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Emerging and Selected Topics in Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10857408/","RegionNum":2,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Silicon carbide (SiC) metal oxide semiconductor field effect transistors (MOSFETs) have a small short-circuit (SC) tolerance, making them prone to degradation and even damage. The major factors that influence SiC MOSFET degradation are studied in this article. A phenomenon that a shorter SC time causes a more serious voltage stress is experimentally verified. Therefore, it is not appropriate for the protection circuit to only shorten the protection time. In addition, this article analyses the difference between hard switching fault (HSF) and fault under load (FUL). It is difficult for one SC detection to apply to both HSF and FUL with short detection time and high accuracy. Therefore, a novel gate-buck-based drive circuit is proposed to mitigate the degradation of SiC MOSFETs irrespective of the fault types. The proposed drive circuit can suppress the voltage spike stress in a short SC protection time, while it is suitable for both kinds of SC faults. The proposed drive circuit divides the drive process into three phases. Although the circuit does not improve the speed and accuracy of SC detection, it can alleviate degradation and extend service life by adjusting the voltage value of each phase. The driver mitigates the degradation with minimum changes in the switching speed and the power loss.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
一种新型的抑制SiC mosfet短路退化的栅栅驱动电路
碳化硅(SiC)金属氧化物半导体场效应晶体管(mosfet)具有很小的短路(SC)容限,使其易于退化甚至损坏。本文研究了影响SiC MOSFET性能退化的主要因素。实验证实了短路时间越短,电压应力越严重的现象。因此,保护电路只缩短保护时间是不合适的。此外,本文还分析了硬开关故障(HSF)与负载下故障(FUL)的区别。由于检测时间短、精度高,一种SC检测很难同时适用于HSF和full。因此,提出了一种新型的基于栅极buck的驱动电路,以减轻SiC mosfet的退化,而与故障类型无关。该驱动电路能在较短的短路保护时间内抑制电压尖峰应力,适用于两种短路故障。所提出的驱动电路将驱动过程分为三个阶段。虽然该电路不能提高SC检测的速度和精度,但可以通过调节各相电压值来缓解劣化,延长使用寿命。驱动器以最小的开关速度和功率损失变化减轻了退化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
CiteScore
12.50
自引率
9.10%
发文量
547
审稿时长
3 months
期刊介绍: The aim of the journal is to enable the power electronics community to address the emerging and selected topics in power electronics in an agile fashion. It is a forum where multidisciplinary and discriminating technologies and applications are discussed by and for both practitioners and researchers on timely topics in power electronics from components to systems.
期刊最新文献
Quantum-Driven Intelligent Controller Design for DC–DC Boost Converters A Review of Active Thermal Control for Power Devices: Advances, Challenges, and Applicability in Intelligent Power Modules An Improved DPWM Method Featuring Minimized-Switching-Losses and Reduced-Common-Mode-Voltage in 3L-NPC Converters Over Full Power Factor Range Study on the Press-Fitting Process of HCC Power Components Based on Large-Sized IGCT Devices Hybrid Phase Opposite Disposition PWM With Improved Output Quality and Reduced Common-Mode Voltage for Coupled Ten-Switch Three-Phase Three-level Inverter
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1