A Polar Phase-Tracking Receiver With Two-Point Injection Technique

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2025-01-30 DOI:10.1109/JSSC.2025.3532105
Xuansheng Ji;Jiahao Zhao;Woogeun Rhee;Zhihua Wang
{"title":"A Polar Phase-Tracking Receiver With Two-Point Injection Technique","authors":"Xuansheng Ji;Jiahao Zhao;Woogeun Rhee;Zhihua Wang","doi":"10.1109/JSSC.2025.3532105","DOIUrl":null,"url":null,"abstract":"This article describes a polar phase-tracking receiver (PT-RX) architecture that can work with various modulations including differential phase shift keying (DPSK), amplitude phase shift keying (APSK), and quadrature amplitude modulation (QAM). By employing a two-point injection method in a wideband digital phase-locked loop (DPLL), the proposed polar PT-RX performs various demodulations without requiring quadrature signal generation or a multi-bit analog-to-digital converter (ADC). Compared with existing PT-RXs, the proposed architecture not only overcomes the trade-off between frequency pulling and image rejection but also provides the equivalent constant gain of a digitally controlled oscillator (DCO) for robust demodulation. A prototype 5.8-mW 2.4-GHz polar PT-RX is implemented in 65-nm CMOS and performs demodulations of 8-DPSK at 1.5 Mb/s, 16-QAM at 2 Mb/s and 32-APSK at 2.5 Mb/s, achieving a sensitivity of −81, - 68, and −64 dBm, respectively.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 5","pages":"1529-1540"},"PeriodicalIF":5.6000,"publicationDate":"2025-01-30","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10858183/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

This article describes a polar phase-tracking receiver (PT-RX) architecture that can work with various modulations including differential phase shift keying (DPSK), amplitude phase shift keying (APSK), and quadrature amplitude modulation (QAM). By employing a two-point injection method in a wideband digital phase-locked loop (DPLL), the proposed polar PT-RX performs various demodulations without requiring quadrature signal generation or a multi-bit analog-to-digital converter (ADC). Compared with existing PT-RXs, the proposed architecture not only overcomes the trade-off between frequency pulling and image rejection but also provides the equivalent constant gain of a digitally controlled oscillator (DCO) for robust demodulation. A prototype 5.8-mW 2.4-GHz polar PT-RX is implemented in 65-nm CMOS and performs demodulations of 8-DPSK at 1.5 Mb/s, 16-QAM at 2 Mb/s and 32-APSK at 2.5 Mb/s, achieving a sensitivity of −81, - 68, and −64 dBm, respectively.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
采用两点进样技术的极性相位跟踪接收机
本文介绍了一种极性相位跟踪接收器(PT-RX)架构,该架构可用于各种调制,包括差分相移键控(DPSK)、幅度相移键控(APSK)和正交调幅(QAM)。通过在宽带数字锁相环(DPLL)中采用两点注入方法,所提出的极性PT-RX执行各种解调,而不需要正交信号生成或多位模数转换器(ADC)。与现有的PT-RXs相比,所提出的结构不仅克服了频率提取和图像抑制之间的权衡,而且还为鲁棒解调提供了数字控制振荡器(DCO)的等效恒定增益。原型5.8 mw 2.4 ghz极性PT-RX在65纳米CMOS中实现,并以1.5 Mb/s的速度进行8-DPSK解调,以2 Mb/s的速度进行16-QAM解调,以2.5 Mb/s的速度进行32-APSK解调,分别达到- 81,- 68和- 64 dBm的灵敏度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
IEEE Journal of Solid-State Circuits Information for Authors TechRxiv: Share Your Preprint Research With the World! A 60-GHz Low-Noise mmWave Divider-Less Fractional- N Cascaded PLL Achieving −250.2-dB FoM J in 28-nm CMOS A 200-MHz-BW Time-Interleaved Pipelined-SAR ADC With Shared Residue Integrator A Pseudo-Series Resonance CMOS Oscillator
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1