Wen-Liang Zeng;Guigang Cai;Yan Lu;Sai-Weng Sin;Rui P. Martins;Chi-Seng Lam
{"title":"A Dual-Inductor Quad-Path Hybrid Buck (2L4PHB) Converter With Reduced Inductor Current","authors":"Wen-Liang Zeng;Guigang Cai;Yan Lu;Sai-Weng Sin;Rui P. Martins;Chi-Seng Lam","doi":"10.1109/JSSC.2025.3543582","DOIUrl":null,"url":null,"abstract":"In high-efficiency 12-to-1–1.8-V applications, the small duty ratio (<inline-formula> <tex-math>${D}~{\\approx }~0.1$ </tex-math></inline-formula>) and high voltage stress on power switches of the conventional buck converter bring significant efficiency penalty. This article proposes a dual-inductor quad-path hybrid buck (2L4PHB) converter that addresses these issues, achieving both high power conversion efficiency and power density. Compared to the widely used double step-down (DSD) converter, the proposed 2L4PHB converter reduces the average inductor current by 30% and the inductor current ripple by 18% at a voltage conversion ratio (VCR) of 0.15. In addition to continuous conduction mode (CCM), this design incorporates a discontinuous conduction mode (DCM) calibration loop to improve efficiency at light loads. The proposed 2L4PHB converter, fabricated in a 180-nm BCD process, achieves a maximum current density of 0.18 A/mm2 and 256 A/cm3 and a peak efficiency of 93.7% and maintains efficiencies above 85% across load currents ranging from 0.6 to 4 A, all while using a compact inductor with dimensions of <inline-formula> <tex-math>$2.5 {\\times } 2.0 {\\times } 1.0$ </tex-math></inline-formula> mm3 and a DCR of 48 m<inline-formula> <tex-math>$\\Omega $ </tex-math></inline-formula>.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 9","pages":"3366-3378"},"PeriodicalIF":5.6000,"publicationDate":"2025-02-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10906527/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0
Abstract
In high-efficiency 12-to-1–1.8-V applications, the small duty ratio (${D}~{\approx }~0.1$ ) and high voltage stress on power switches of the conventional buck converter bring significant efficiency penalty. This article proposes a dual-inductor quad-path hybrid buck (2L4PHB) converter that addresses these issues, achieving both high power conversion efficiency and power density. Compared to the widely used double step-down (DSD) converter, the proposed 2L4PHB converter reduces the average inductor current by 30% and the inductor current ripple by 18% at a voltage conversion ratio (VCR) of 0.15. In addition to continuous conduction mode (CCM), this design incorporates a discontinuous conduction mode (DCM) calibration loop to improve efficiency at light loads. The proposed 2L4PHB converter, fabricated in a 180-nm BCD process, achieves a maximum current density of 0.18 A/mm2 and 256 A/cm3 and a peak efficiency of 93.7% and maintains efficiencies above 85% across load currents ranging from 0.6 to 4 A, all while using a compact inductor with dimensions of $2.5 {\times } 2.0 {\times } 1.0$ mm3 and a DCR of 48 m$\Omega $ .
在高效的12- 1 - 1.8 v应用中,传统降压转换器的小占空比(${D}~{\approx }~0.1$)和功率开关上的高电压应力带来了显着的效率损失。本文提出了一种双电感四路混合降压(2L4PHB)转换器,解决了这些问题,实现了高功率转换效率和功率密度。与目前广泛使用的双降压(DSD)变换器相比,本文提出的2L4PHB变换器将电感平均电流降低30% and the inductor current ripple by 18% at a voltage conversion ratio (VCR) of 0.15. In addition to continuous conduction mode (CCM), this design incorporates a discontinuous conduction mode (DCM) calibration loop to improve efficiency at light loads. The proposed 2L4PHB converter, fabricated in a 180-nm BCD process, achieves a maximum current density of 0.18 A/mm2 and 256 A/cm3 and a peak efficiency of 93.7% and maintains efficiencies above 85% across load currents ranging from 0.6 to 4 A, all while using a compact inductor with dimensions of $2.5 {\times } 2.0 {\times } 1.0$ mm3 and a DCR of 48 m $\Omega $ .
期刊介绍:
The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.