A 28-nm 142-mW Motion-Control SoC for Autonomous Mobile Robots

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2025-03-04 DOI:10.1109/JSSC.2025.3543621
I-Ting Lin;Zih-Sing Fu;Wen-Ching Chen;Liang-Yi Lin;Nian-Shyang Chang;Chun-Pin Lin;Chi-Shi Chen;Chia-Hsiang Yang
{"title":"A 28-nm 142-mW Motion-Control SoC for Autonomous Mobile Robots","authors":"I-Ting Lin;Zih-Sing Fu;Wen-Ching Chen;Liang-Yi Lin;Nian-Shyang Chang;Chun-Pin Lin;Chi-Shi Chen;Chia-Hsiang Yang","doi":"10.1109/JSSC.2025.3543621","DOIUrl":null,"url":null,"abstract":"Autonomous mobile robots (AMRs) have been proven useful in various applications. Motion control is essential for AMRs to adjust the trajectory, especially when AMRs are operated in a fast-changing environment. This work presents a motion-control system-on-chip (SoC) for AMRs that demand low response time and robust control. A sampling-based motion-control algorithm that enables highly parallel hardware acceleration is adopted. Trajectory pruning and physics model transformation are proposed to minimize the computational complexity. The SoC includes a trajectory optimization accelerator that consists of an array of <inline-formula> <tex-math>${4} {\\times } {4}$ </tex-math></inline-formula> processing elements (PEs). The PE’s architecture is optimized for trajectory computations to reduce latency and memory usage. A network-on-chip (NoC) is designed for efficient data movements and workload balancing between PEs. An ARM Cortex-M3 microcontroller unit (MCU) is integrated into the SoC for system configurations and scheduling. Fabricated in a 28-nm CMOS technology, the chip has 3.56 mm2 core area. The chip dissipates 142 mW at a 200-MHz clock frequency from a 1.0-V supply. It achieves a 4935-Hz maximum motion-control rate for 130 trajectory time steps for a 7-degree-of-freedom (7-DoF) robot arm on an AMR. The SoC also delivers a 35-Hz/mW maximum energy efficiency. This work outperforms the state of the art, achieving a <inline-formula> <tex-math>$22{\\times }$ </tex-math></inline-formula> higher maximum motion-control rate and <inline-formula> <tex-math>$35{\\times }$ </tex-math></inline-formula> higher energy efficiency, at the same technology node.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"60 9","pages":"3442-3453"},"PeriodicalIF":5.6000,"publicationDate":"2025-03-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/10910009/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 0

Abstract

Autonomous mobile robots (AMRs) have been proven useful in various applications. Motion control is essential for AMRs to adjust the trajectory, especially when AMRs are operated in a fast-changing environment. This work presents a motion-control system-on-chip (SoC) for AMRs that demand low response time and robust control. A sampling-based motion-control algorithm that enables highly parallel hardware acceleration is adopted. Trajectory pruning and physics model transformation are proposed to minimize the computational complexity. The SoC includes a trajectory optimization accelerator that consists of an array of ${4} {\times } {4}$ processing elements (PEs). The PE’s architecture is optimized for trajectory computations to reduce latency and memory usage. A network-on-chip (NoC) is designed for efficient data movements and workload balancing between PEs. An ARM Cortex-M3 microcontroller unit (MCU) is integrated into the SoC for system configurations and scheduling. Fabricated in a 28-nm CMOS technology, the chip has 3.56 mm2 core area. The chip dissipates 142 mW at a 200-MHz clock frequency from a 1.0-V supply. It achieves a 4935-Hz maximum motion-control rate for 130 trajectory time steps for a 7-degree-of-freedom (7-DoF) robot arm on an AMR. The SoC also delivers a 35-Hz/mW maximum energy efficiency. This work outperforms the state of the art, achieving a $22{\times }$ higher maximum motion-control rate and $35{\times }$ higher energy efficiency, at the same technology node.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于自主移动机器人的28纳米142mw运动控制SoC
自主移动机器人(AMRs)已被证明在各种应用中都很有用。运动控制是自动机器人调整轨迹的关键,特别是当自动机器人在快速变化的环境中运行时。本研究提出一种适用于要求低响应时间和鲁棒控制的amr运动控制片上系统(SoC)。采用了基于采样的运动控制算法,实现了高度并行的硬件加速。提出了轨迹修剪和物理模型转换的方法来降低计算复杂度。SoC包括一个轨迹优化加速器,该加速器由${4}{\times}{4}$处理元素(pe)数组组成。PE的架构针对轨迹计算进行了优化,以减少延迟和内存使用。片上网络(NoC)是为pe之间有效的数据移动和工作负载平衡而设计的。ARM Cortex-M3微控制器单元(MCU)集成到SoC中,用于系统配置和调度。该芯片采用28纳米CMOS技术制造,核心面积为3.56 mm2。该芯片在200 mhz时钟频率下从1.0 v电源耗散142 mW。它在AMR上为7自由度(7-DoF)机械臂实现了130个轨迹时间步的4935 hz最大运动控制速率。SoC还提供35 hz /mW的最高能效。这项工作超越了目前的技术水平,在相同的技术节点上实现了22美元更高的最大运动控制速率和35美元更高的能源效率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A 40-GS/s 8-bit Time-Interleaved ADC Featuring SFDR-Enhanced Sampling and Power-Efficient Time-Domain Quantization in 28-nm CMOS Sub- μ A Always-on Drive Loop for 3-Axis MEMS Gyroscope MITTA: A Multi-Task Transformer Accelerator With Mixed Precision Structured Sparsity and Hierarchical Task-Adaptive Power Management Xiling: Cryo-CMOS Manipulator Using Dual 18-bit R-2R DACs for Single-Electron Transistor at 60 mK A Wideband Digitally Assisted Frequency Tripler With Adaptively Optimized Output Power in 55-nm SiGe BiCMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1