Design of Controlled Adder /Subtractor CellUsing Shannon Based Full Adder

S. Choubey, Rajesh Kumar Paul
{"title":"Design of Controlled Adder /Subtractor CellUsing Shannon Based Full Adder","authors":"S. Choubey, Rajesh Kumar Paul","doi":"10.15662/IJAREEIE.2015.0402033","DOIUrl":null,"url":null,"abstract":"This paper deals with design of controlled adder /subtractor cell using Shannon based full adder with pass transistor logic. The proposed adder used only 14 transistors for full adder implementation. Simulations were performed by Microwind 3.1 and DSCH 2 VLSI CAD tools and BSIM 4 for parametric analysis of various features. The analysis is done on the basis of power consumption, delay and area occupied and theses are compared with previous papers and we are good to enhance these parameters.","PeriodicalId":13702,"journal":{"name":"International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy","volume":"53 1","pages":"738-742"},"PeriodicalIF":0.0000,"publicationDate":"2015-04-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Advanced Research in Electrical, Electronics and Instrumentation Energy","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.15662/IJAREEIE.2015.0402033","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper deals with design of controlled adder /subtractor cell using Shannon based full adder with pass transistor logic. The proposed adder used only 14 transistors for full adder implementation. Simulations were performed by Microwind 3.1 and DSCH 2 VLSI CAD tools and BSIM 4 for parametric analysis of various features. The analysis is done on the basis of power consumption, delay and area occupied and theses are compared with previous papers and we are good to enhance these parameters.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
基于Shannon全加法器的可控加减法单元设计
本文讨论了基于香农的全加法器和通管逻辑的可控加减法单元的设计。所提出的加法器仅使用14个晶体管来实现完整的加法器。利用Microwind 3.1和DSCH 2 VLSI CAD工具以及BSIM 4进行仿真,对各特征进行参数化分析。本文从功耗、时延、占用面积等方面进行了分析,并与前人的研究结果进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Auto Testing of FCPV and ADC Joint AirLeak Detection Using PLC Image Steganography using Variable KeyTechnique for Double Tier Security Freeware Power Generation StructuralImplementation Strategy using Solar Panels inParallel Approach A Review on Parkinson Disease ClassifierUsing Patient Voice Features A New Cascaded 2-Level Inverter basedSTATCOM for High Power Applications
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1