Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach

S. Narasimhan, R. Chakraborty, Dongdong Du, Somnath Paul, F. Wolff, C. Papachristou, K. Roy, S. Bhunia
{"title":"Multiple-parameter side-channel analysis: A non-invasive hardware Trojan detection approach","authors":"S. Narasimhan, R. Chakraborty, Dongdong Du, Somnath Paul, F. Wolff, C. Papachristou, K. Roy, S. Bhunia","doi":"10.1109/HST.2010.5513122","DOIUrl":null,"url":null,"abstract":"Malicious alterations of integrated circuits during fabrication in untrusted foundries pose major concern in terms of their reliable and trusted field operation. It is extremely difficult to discover such alterations, also referred to as “hardware Trojans” using conventional structural or functional testing strategies. In this paper, we propose a novel non-invasive, multiple-parameter side-channel analysis based Trojan detection approach that is capable of detecting malicious hardware modifications in the presence of large process variation induced noise. We exploit the intrinsic relationship between dynamic current (IDDT ) and maximum operating frequency (Fmax) of a circuit to distinguish the effect of a Trojan from process induced fluctuations in IDDT . We propose a vector generation approach for IDDT measurement that can improve the Trojan detection sensitivity for arbitrary Trojan instances. Simulation results with two large circuits, a 32-bit integer execution unit (IEU) and a 128-bit Advanced Encryption System (AES) cipher, show a detection resolution of 0.04% can be achieved in presence of ±20% parameter (Vth) variations. The approach is also validated with experimental results using 120nm FPGA (Xilinx Virtex-II) chips.","PeriodicalId":6367,"journal":{"name":"2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","volume":"11 3 1","pages":"13-18"},"PeriodicalIF":0.0000,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"148","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HST.2010.5513122","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 148

Abstract

Malicious alterations of integrated circuits during fabrication in untrusted foundries pose major concern in terms of their reliable and trusted field operation. It is extremely difficult to discover such alterations, also referred to as “hardware Trojans” using conventional structural or functional testing strategies. In this paper, we propose a novel non-invasive, multiple-parameter side-channel analysis based Trojan detection approach that is capable of detecting malicious hardware modifications in the presence of large process variation induced noise. We exploit the intrinsic relationship between dynamic current (IDDT ) and maximum operating frequency (Fmax) of a circuit to distinguish the effect of a Trojan from process induced fluctuations in IDDT . We propose a vector generation approach for IDDT measurement that can improve the Trojan detection sensitivity for arbitrary Trojan instances. Simulation results with two large circuits, a 32-bit integer execution unit (IEU) and a 128-bit Advanced Encryption System (AES) cipher, show a detection resolution of 0.04% can be achieved in presence of ±20% parameter (Vth) variations. The approach is also validated with experimental results using 120nm FPGA (Xilinx Virtex-II) chips.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
多参数侧信道分析:一种非侵入式硬件木马检测方法
在不可信的代工厂制造过程中,集成电路的恶意更改对其可靠和可信的现场操作构成了主要关注。使用传统的结构或功能测试策略发现这种更改(也称为“硬件木马”)是极其困难的。在本文中,我们提出了一种新颖的非侵入性,基于多参数侧信道分析的特洛伊木马检测方法,该方法能够在存在大进程变化引起的噪声的情况下检测恶意硬件修改。我们利用电路的动态电流(IDDT)和最大工作频率(Fmax)之间的内在关系来区分特洛伊木马的影响和过程引起的IDDT波动。我们提出了一种用于IDDT测量的向量生成方法,该方法可以提高任意特洛伊木马实例的特洛伊木马检测灵敏度。采用32位整数执行单元(IEU)和128位高级加密系统(AES)密码两种大型电路的仿真结果表明,在±20%参数(Vth)变化的情况下,检测分辨率可达到0.04%。采用120nm FPGA (Xilinx Virtex-II)芯片对该方法进行了实验验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Hardware implementations of hash function Luffa Multiplexing methods for power watermarking Side-channel attack resistant ROM-based AES S-Box Entropy-based power attack ExCCel: Exploration of complementary cells for efficient DPA attack resistivity
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1