D. Prasad, S. Sinha, B. Cline, S. Moore, A. Naeemi
{"title":"Accurate processor-level wirelength distribution model for technology pathfinding using a modernized interpretation of rent's rule","authors":"D. Prasad, S. Sinha, B. Cline, S. Moore, A. Naeemi","doi":"10.1109/DAC.2018.8465803","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":87346,"journal":{"name":"Proceedings. Design Automation Conference","volume":"83 6 1","pages":"28:1-28:6"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. Design Automation Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DAC.2018.8465803","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
