Extreme scaling with ultra-thin Si channel MOSFETs

Bruce B. Doris, M. Ieong, T. Kanarsky, Ying Zhang, R. Roy, O. Dokumaci, Z. Ren, F. Jamin, L. Shi, W. Natzle, Hsiang-Jen Huang, J. Mezzapelle, A. Mocuta, S. Womack, Michael A. Gribelyuk, E. C. Jones, R. J. Miller, Hon-Sum Philip Wong, Wilfried Haensch
{"title":"Extreme scaling with ultra-thin Si channel MOSFETs","authors":"Bruce B. Doris, M. Ieong, T. Kanarsky, Ying Zhang, R. Roy, O. Dokumaci, Z. Ren, F. Jamin, L. Shi, W. Natzle, Hsiang-Jen Huang, J. Mezzapelle, A. Mocuta, S. Womack, Michael A. Gribelyuk, E. C. Jones, R. J. Miller, Hon-Sum Philip Wong, Wilfried Haensch","doi":"10.1109/IEDM.2002.1175829","DOIUrl":null,"url":null,"abstract":"We examine the scaling limits for planar single gate technology using the ultra-thin Si channel MOSFET. Characteristics for extreme scaled devices with physical gate lengths down to 6 nm and SOI channels as thin as 4 nm are presented. For the first time, we report ring oscillators with 26 nm gate lengths and ultra-thin Si channels.","PeriodicalId":74909,"journal":{"name":"Technical digest. International Electron Devices Meeting","volume":"1 1","pages":"267-270"},"PeriodicalIF":0.0000,"publicationDate":"2002-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"191","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Technical digest. International Electron Devices Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2002.1175829","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 191

Abstract

We examine the scaling limits for planar single gate technology using the ultra-thin Si channel MOSFET. Characteristics for extreme scaled devices with physical gate lengths down to 6 nm and SOI channels as thin as 4 nm are presented. For the first time, we report ring oscillators with 26 nm gate lengths and ultra-thin Si channels.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
超薄硅沟道mosfet的极限缩放
我们使用超薄硅沟道MOSFET研究平面单栅极技术的缩放限制。介绍了物理栅极长度低至6nm和SOI通道薄至4nm的极端缩放器件的特性。我们首次报道了具有26nm栅极长度和超薄硅通道的环形振荡器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
CiteScore
4.50
自引率
0.00%
发文量
0
期刊最新文献
Bilayer-Nanomesh Transparent Neuroelectrodes on 10μm-Thick PDMS. Fabrication and Characterization of 3D Multi-Electrode Array on Flexible Substrate for In Vivo EMG Recording from Expiratory Muscle of Songbird. Highly integrated CMOS microsystems to interface with neurons at subcellular resolution. I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q Ferromagnetic RF inductors and transformers for standard CMOS/BiCMOS
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1