Nanoscale memories for compute applications

K. Parat
{"title":"Nanoscale memories for compute applications","authors":"K. Parat","doi":"10.1109/SNW.2010.5562581","DOIUrl":null,"url":null,"abstract":"As the performance gap between the CPU and the HDD has increased over time, NAND Flash based Solid State Drive (SSD) has emerged as an ideal candidate to fill this space. While continued cell scaling will further solidify the position of the NAND Flash in the compute applications, eventually it will hit a scaling wall creating opportunities for other types of memories. The vision for such a future memory technology involves a cross-point memory array that will be stackable in the back end CMOS flow and will be scalable to the 10nm half-pitch and below. Some of these memories, depending upon their improved performance over NAND Flash, may also have their unique position in the overall memory hierarchy of a compute system.","PeriodicalId":6433,"journal":{"name":"2010 Silicon Nanoelectronics Workshop","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2010-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 Silicon Nanoelectronics Workshop","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SNW.2010.5562581","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

As the performance gap between the CPU and the HDD has increased over time, NAND Flash based Solid State Drive (SSD) has emerged as an ideal candidate to fill this space. While continued cell scaling will further solidify the position of the NAND Flash in the compute applications, eventually it will hit a scaling wall creating opportunities for other types of memories. The vision for such a future memory technology involves a cross-point memory array that will be stackable in the back end CMOS flow and will be scalable to the 10nm half-pitch and below. Some of these memories, depending upon their improved performance over NAND Flash, may also have their unique position in the overall memory hierarchy of a compute system.
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
用于计算应用的纳米级存储器
随着时间的推移,CPU和HDD之间的性能差距越来越大,基于NAND闪存的固态硬盘(SSD)已经成为填补这一空白的理想人选。虽然持续的单元扩展将进一步巩固NAND闪存在计算应用中的地位,但最终它将遇到扩展墙,为其他类型的存储器创造机会。这种未来存储技术的愿景包括一个交叉点存储阵列,该存储阵列可在后端CMOS流程中堆叠,并可扩展到10nm半间距及以下。其中一些存储器,取决于它们比NAND闪存性能的提高,在计算系统的整体存储器层次结构中也可能具有独特的地位。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
9 Steep Slope Transistors Frontmatter 5 Metal–Oxide–Semiconductor Field-Effect Transistors A Color Map for 2D Materials 6 Device Simulation
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1