Yunsup Lee, B. Zimmer, Andrew Waterman, A. Puggelli, Jaehwa Kwak, R. Jevtic, Ben Keller, Stevo Bailey, Milovan Blagojevic, P. Chiu, Henry Cook, Rimas Avizienis, B. Richards, E. Alon, B. Nikolić, K. Asanović
{"title":"Raven: A 28nm RISC-V vector processor with integrated switched-capacitor DC-DC converters and adaptive clocking","authors":"Yunsup Lee, B. Zimmer, Andrew Waterman, A. Puggelli, Jaehwa Kwak, R. Jevtic, Ben Keller, Stevo Bailey, Milovan Blagojevic, P. Chiu, Henry Cook, Rimas Avizienis, B. Richards, E. Alon, B. Nikolić, K. Asanović","doi":"10.1109/HOTCHIPS.2015.7477469","DOIUrl":null,"url":null,"abstract":"This article consists of a collection of slides from the authors' conference presentation. The topics discussed included: Motivation/Raven Project Goals; On-Chip Switched Capacitor DC-DC Converters; Raven3 Chip Architecture; Raven3 Implementation; Raven3 Evaluation; and RISC-V Chip Building at UC Berkeley.","PeriodicalId":6666,"journal":{"name":"2015 IEEE Hot Chips 27 Symposium (HCS)","volume":"27 1","pages":"1-45"},"PeriodicalIF":0.0000,"publicationDate":"2015-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE Hot Chips 27 Symposium (HCS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/HOTCHIPS.2015.7477469","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 14
Abstract
This article consists of a collection of slides from the authors' conference presentation. The topics discussed included: Motivation/Raven Project Goals; On-Chip Switched Capacitor DC-DC Converters; Raven3 Chip Architecture; Raven3 Implementation; Raven3 Evaluation; and RISC-V Chip Building at UC Berkeley.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
