A 512-Pixel, 51-kHz-Frame-Rate, Dual-Shank, Lens-Less, Filter-Less Single-Photon Avalanche Diode CMOS Neural Imaging Probe

IF 5.6 1区 工程技术 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC IEEE Journal of Solid-state Circuits Pub Date : 2019-10-24 DOI:10.1109/JSSC.2019.2941529
Jaebin Choi;Adriaan J. Taal;Eric H. Pollmann;Changhyuk Lee;Kukjoo Kim;Laurent C. Moreaux;Michael L. Roukes;Kenneth L. Shepard
{"title":"A 512-Pixel, 51-kHz-Frame-Rate, Dual-Shank, Lens-Less, Filter-Less Single-Photon Avalanche Diode CMOS Neural Imaging Probe","authors":"Jaebin Choi;Adriaan J. Taal;Eric H. Pollmann;Changhyuk Lee;Kukjoo Kim;Laurent C. Moreaux;Michael L. Roukes;Kenneth L. Shepard","doi":"10.1109/JSSC.2019.2941529","DOIUrl":null,"url":null,"abstract":"We present an implantable single-photon shank-based imager, monolithically integrated onto a single CMOS IC. The imager comprises of 512 single-photon avalanche diodes distributed along two shanks, with a 6-bit depth in-pixel memory and an on-chip digital-to-time converter. To scale down the system to a minimally invasive form factor, we substitute optical filtering and focusing elements with a time-gated, angle-sensitive detection system. The imager computationally reconstructs the position of fluorescent sources within a 3-D volume of 3.4 mm \n<inline-formula> <tex-math>$\\times $ </tex-math></inline-formula>\n 600 \n<inline-formula> <tex-math>$\\mathrm {\\mu }\\text{m}\\,\\,\\times $ </tex-math></inline-formula>\n 400 \n<inline-formula> <tex-math>$\\mu \\text{m}$ </tex-math></inline-formula>\n.","PeriodicalId":13129,"journal":{"name":"IEEE Journal of Solid-state Circuits","volume":"54 11","pages":"2957-2968"},"PeriodicalIF":5.6000,"publicationDate":"2019-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/JSSC.2019.2941529","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Solid-state Circuits","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/8880576/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
引用次数: 16

Abstract

We present an implantable single-photon shank-based imager, monolithically integrated onto a single CMOS IC. The imager comprises of 512 single-photon avalanche diodes distributed along two shanks, with a 6-bit depth in-pixel memory and an on-chip digital-to-time converter. To scale down the system to a minimally invasive form factor, we substitute optical filtering and focusing elements with a time-gated, angle-sensitive detection system. The imager computationally reconstructs the position of fluorescent sources within a 3-D volume of 3.4 mm $\times $ 600 $\mathrm {\mu }\text{m}\,\,\times $ 400 $\mu \text{m}$ .
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
512像素,51 kHz帧速率,双柄,无透镜,无滤波器单光子雪崩二极管CMOS神经成像探头。
我们提出了一种基于单光子柄的可植入成像器,单片集成到单个CMOS IC上。该成像器包括512个单光子雪崩二极管,沿两个柄分布,具有6位深度的像素存储器和片上数字-时间转换器。为了将系统缩小到微创外形,我们用时间门控、角度敏感的检测系统代替了光学滤波和聚焦元件。成像器通过计算重建3.4 mm×600µm×400µm三维体积内荧光源的位置。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 去求助
来源期刊
IEEE Journal of Solid-state Circuits
IEEE Journal of Solid-state Circuits 工程技术-工程:电子与电气
CiteScore
11.00
自引率
20.40%
发文量
351
审稿时长
3-6 weeks
期刊介绍: The IEEE Journal of Solid-State Circuits publishes papers each month in the broad area of solid-state circuits with particular emphasis on transistor-level design of integrated circuits. It also provides coverage of topics such as circuits modeling, technology, systems design, layout, and testing that relate directly to IC design. Integrated circuits and VLSI are of principal interest; material related to discrete circuit design is seldom published. Experimental verification is strongly encouraged.
期刊最新文献
A Time-Division MIMO Phased-Array Receiver Utilizing Nyquist-Rate Fast Beam Switching With Minimized Hardware for 5G and Beyond A 0.5-ppm/°C Voltage Reference With Sub-Ranging On-Chip Self-Heating and Second-Order Compensation in 65-nm CMOS An Energy-Efficient Chest Patch Interface With Inter-Sensor PPG Windowing and Multi-Domain On-Chip Analog Computing A 32-Channel 85.4 dB SNDR Time-Multiplexed Neural Recording Front-End Achieving Within-Conversion Artifact Recovery CSUM: A 28-nm Vertical-Feature-Shift and Horizontal-Weight-Shift-Based Separate-WL 6T-SRAM Computing-in-Memory Unit Macro for Edge Depthwise Neural-Networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1