用于图像识别应用的464GOPS 620GOPS/W异构多核SoC

Yasuki Tanabe, M. Sumiyoshi, Manabu Nishiyama, I. Yamazaki, Shinsuke Fujii, K. Kimura, Takuma Aoyama, Moriyasu Banno, Hiroo Hayashi, T. Miyamori
{"title":"用于图像识别应用的464GOPS 620GOPS/W异构多核SoC","authors":"Yasuki Tanabe, M. Sumiyoshi, Manabu Nishiyama, I. Yamazaki, Shinsuke Fujii, K. Kimura, Takuma Aoyama, Moriyasu Banno, Hiroo Hayashi, T. Miyamori","doi":"10.1109/ISSCC.2012.6176984","DOIUrl":null,"url":null,"abstract":"The use of image recognition technologies is becoming more popular recently in a variety of industries such as automotive, surveillance, and others. SoCs for such image recognition applications are required to be powerful enough to support real-time multiple object recognition, with power consumption not exceeding a few Watts. Adaptability to a range of applications is also desirable. In this context, massively parallel processors and heterogeneous many-core processors with 200GOPS have been proposed. However, rising demands for simultaneous execution of multiple applications leads to even higher performance requirements. In advanced driver-assistance systems for automotive, for example, forward collision warning and traffic sign recognition should execute simultaneously to improve safety of the system. In addition, the accuracy of recognition is also important. With its high accuracy (96% detection rate/0.1% false-positive rate), object recognition using co-occurrence histograms of oriented gradients (CoHOG) is a promising algorithm. However, the algorithm requires an extensive amount of computation. For example, a desktop computer with a 3GHz quad-core processor is needed for CoHOG-based pedestrian detection in a backover prevention (BOP) application. Considering these requirements, we have developed an image recognition SoC with the following features: 1) a multi-core processor to provide adaptability to various applications; 2) accelerators for image processing tasks and image recognition tasks to realize high performance at low power consumption; and, 3) a hardware accelerator for a CoHOG based real-time recognition.","PeriodicalId":255282,"journal":{"name":"2012 IEEE International Solid-State Circuits Conference","volume":"221 7","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-04-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"30","resultStr":"{\"title\":\"A 464GOPS 620GOPS/W heterogeneous multi-core SoC for image-recognition applications\",\"authors\":\"Yasuki Tanabe, M. Sumiyoshi, Manabu Nishiyama, I. Yamazaki, Shinsuke Fujii, K. Kimura, Takuma Aoyama, Moriyasu Banno, Hiroo Hayashi, T. Miyamori\",\"doi\":\"10.1109/ISSCC.2012.6176984\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The use of image recognition technologies is becoming more popular recently in a variety of industries such as automotive, surveillance, and others. SoCs for such image recognition applications are required to be powerful enough to support real-time multiple object recognition, with power consumption not exceeding a few Watts. Adaptability to a range of applications is also desirable. In this context, massively parallel processors and heterogeneous many-core processors with 200GOPS have been proposed. However, rising demands for simultaneous execution of multiple applications leads to even higher performance requirements. In advanced driver-assistance systems for automotive, for example, forward collision warning and traffic sign recognition should execute simultaneously to improve safety of the system. In addition, the accuracy of recognition is also important. With its high accuracy (96% detection rate/0.1% false-positive rate), object recognition using co-occurrence histograms of oriented gradients (CoHOG) is a promising algorithm. However, the algorithm requires an extensive amount of computation. For example, a desktop computer with a 3GHz quad-core processor is needed for CoHOG-based pedestrian detection in a backover prevention (BOP) application. Considering these requirements, we have developed an image recognition SoC with the following features: 1) a multi-core processor to provide adaptability to various applications; 2) accelerators for image processing tasks and image recognition tasks to realize high performance at low power consumption; and, 3) a hardware accelerator for a CoHOG based real-time recognition.\",\"PeriodicalId\":255282,\"journal\":{\"name\":\"2012 IEEE International Solid-State Circuits Conference\",\"volume\":\"221 7\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-04-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"30\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE International Solid-State Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2012.6176984\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE International Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2012.6176984","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 30

摘要

图像识别技术的使用最近在汽车、监视等各种行业中变得越来越流行。用于此类图像识别应用的soc需要足够强大,以支持实时多对象识别,功耗不超过几瓦。对一系列应用程序的适应性也是可取的。在此背景下,提出了大规模并行处理器和异构多核200GOPS处理器。然而,同时执行多个应用程序的需求不断增长,导致了更高的性能要求。在先进的汽车驾驶辅助系统中,为了提高系统的安全性,需要同时进行前向碰撞预警和交通标志识别。此外,识别的准确性也很重要。基于方向梯度共现直方图(CoHOG)的目标识别具有很高的准确率(96%的检测率/0.1%的假阳性率),是一种很有前途的目标识别算法。然而,该算法需要大量的计算。例如,在防倒车(BOP)应用中,基于cohog的行人检测需要配备3GHz四核处理器的台式计算机。考虑到这些需求,我们开发了一种具有以下特点的图像识别SoC: 1)多核处理器,以提供对各种应用的适应性;2)用于图像处理任务和图像识别任务的加速器,实现低功耗下的高性能;3)基于CoHOG的实时识别硬件加速器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
A 464GOPS 620GOPS/W heterogeneous multi-core SoC for image-recognition applications
The use of image recognition technologies is becoming more popular recently in a variety of industries such as automotive, surveillance, and others. SoCs for such image recognition applications are required to be powerful enough to support real-time multiple object recognition, with power consumption not exceeding a few Watts. Adaptability to a range of applications is also desirable. In this context, massively parallel processors and heterogeneous many-core processors with 200GOPS have been proposed. However, rising demands for simultaneous execution of multiple applications leads to even higher performance requirements. In advanced driver-assistance systems for automotive, for example, forward collision warning and traffic sign recognition should execute simultaneously to improve safety of the system. In addition, the accuracy of recognition is also important. With its high accuracy (96% detection rate/0.1% false-positive rate), object recognition using co-occurrence histograms of oriented gradients (CoHOG) is a promising algorithm. However, the algorithm requires an extensive amount of computation. For example, a desktop computer with a 3GHz quad-core processor is needed for CoHOG-based pedestrian detection in a backover prevention (BOP) application. Considering these requirements, we have developed an image recognition SoC with the following features: 1) a multi-core processor to provide adaptability to various applications; 2) accelerators for image processing tasks and image recognition tasks to realize high performance at low power consumption; and, 3) a hardware accelerator for a CoHOG based real-time recognition.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
A 464GOPS 620GOPS/W heterogeneous multi-core SoC for image-recognition applications A 20nm 1.8V 8Gb PRAM with 40MB/s program bandwidth A 2.7nJ/b multi-standard 2.3/2.4GHz polar transmitter for wireless sensor networks A 60GHz outphasing transmitter in 40nm CMOS with 15.6dBm output power A capacitance-to-digital converter for displacement sensing with 17b resolution and 20μs conversion time
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1