Thanh-Phong Bui, C. Ngo, Binh Nguyen, Van-Khanh Pham, Minh Nguyen-Due, L. Pham-Nguyen, V. Nguyen
{"title":"一种用于移动应用的五阶可配置频率直接δ - σ转换器","authors":"Thanh-Phong Bui, C. Ngo, Binh Nguyen, Van-Khanh Pham, Minh Nguyen-Due, L. Pham-Nguyen, V. Nguyen","doi":"10.1109/ATC.2019.8924552","DOIUrl":null,"url":null,"abstract":"This paper presents a novel design of direct delta-sigma receiver, which is different from conventional design. This receiver is designed to cover Frequency Division Duplex (FDD) bands from 0.4 GHz to 3.6 GHz with a configurable bandwidth of 3.84 MHz (WCDMA), and 9.0/13.5/18/37 MHz (LTE-10M/15M/20M/37M). The receiver complies with 3GPP specification while performing Noise Figure (NF) of 2.5dB, Inband (IB) Third-order intercept point (IIP3) of -15dBm, Out-of-band (OOB) IIP3 of OdBm and peak Signal-to-Noise-and-Distortion ratio (SNDR) of 58dB. The circuit is designed in CMOS 65nm, and the power consumption is 70 mA at a voltage supply of 1.2 V.","PeriodicalId":409591,"journal":{"name":"2019 International Conference on Advanced Technologies for Communications (ATC)","volume":"14 6","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 5th-order Configurable-Frequency Direct Delta-Sigma Converter for Mobile Application\",\"authors\":\"Thanh-Phong Bui, C. Ngo, Binh Nguyen, Van-Khanh Pham, Minh Nguyen-Due, L. Pham-Nguyen, V. Nguyen\",\"doi\":\"10.1109/ATC.2019.8924552\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel design of direct delta-sigma receiver, which is different from conventional design. This receiver is designed to cover Frequency Division Duplex (FDD) bands from 0.4 GHz to 3.6 GHz with a configurable bandwidth of 3.84 MHz (WCDMA), and 9.0/13.5/18/37 MHz (LTE-10M/15M/20M/37M). The receiver complies with 3GPP specification while performing Noise Figure (NF) of 2.5dB, Inband (IB) Third-order intercept point (IIP3) of -15dBm, Out-of-band (OOB) IIP3 of OdBm and peak Signal-to-Noise-and-Distortion ratio (SNDR) of 58dB. The circuit is designed in CMOS 65nm, and the power consumption is 70 mA at a voltage supply of 1.2 V.\",\"PeriodicalId\":409591,\"journal\":{\"name\":\"2019 International Conference on Advanced Technologies for Communications (ATC)\",\"volume\":\"14 6\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 International Conference on Advanced Technologies for Communications (ATC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ATC.2019.8924552\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 International Conference on Advanced Technologies for Communications (ATC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATC.2019.8924552","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 5th-order Configurable-Frequency Direct Delta-Sigma Converter for Mobile Application
This paper presents a novel design of direct delta-sigma receiver, which is different from conventional design. This receiver is designed to cover Frequency Division Duplex (FDD) bands from 0.4 GHz to 3.6 GHz with a configurable bandwidth of 3.84 MHz (WCDMA), and 9.0/13.5/18/37 MHz (LTE-10M/15M/20M/37M). The receiver complies with 3GPP specification while performing Noise Figure (NF) of 2.5dB, Inband (IB) Third-order intercept point (IIP3) of -15dBm, Out-of-band (OOB) IIP3 of OdBm and peak Signal-to-Noise-and-Distortion ratio (SNDR) of 58dB. The circuit is designed in CMOS 65nm, and the power consumption is 70 mA at a voltage supply of 1.2 V.
京公网安备 11010802042870号
京ICP备2023020795号-1
分享
求助内容：
应助结果提醒方式：
扫码关注我们
