用通用处理器和通用适配器控制外围设备

D. M. Taub
{"title":"用通用处理器和通用适配器控制外围设备","authors":"D. M. Taub","doi":"10.1049/IJ-CDT.1978.0026","DOIUrl":null,"url":null,"abstract":"Large-scale integration is difficult to apply in the area of peripheral-device control units. This is because frequent design changes result in long design times and limited production runs. The paper presents a solution to this problem, in which the control of a group of peripheral devices is shared between one general purpose microprocessor and a number of `universal adaptors' (u.a.s) all made to the same design. The u.a.s contain certain mandatory features, such as output registers and circuits for recognising addressing information and simple instructions sent from the processor. They also contain two special-purpose stored-program structures aimed at relieving the load on the processor and its input-output interface. One, called the sense unit, detects specified external conditions and interrupts the processor when they occur. The second, called the sequence unit, carries out simple input-output routines that involve the detection of external events and timing or counting. The paper gives details of the facilities these units provide and discusses the reasons for them. Their programs total 9 bytes and are loaded by the processor as needed. A system suitable for low-and medium-speed devices has been built and successfully demonstrated. In this, all the logic and storage functions of the u.a. are provided on a single m.o.s.t. chip containing about 6000 transistors. The u.a. logic circuits and the interface between u.a.s and the processor operate in the serial mode.","PeriodicalId":344610,"journal":{"name":"Iee Journal on Computers and Digital Techniques","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1978-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Control of peripheral devices with a general-purpose processor and universal adaptors\",\"authors\":\"D. M. Taub\",\"doi\":\"10.1049/IJ-CDT.1978.0026\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Large-scale integration is difficult to apply in the area of peripheral-device control units. This is because frequent design changes result in long design times and limited production runs. The paper presents a solution to this problem, in which the control of a group of peripheral devices is shared between one general purpose microprocessor and a number of `universal adaptors' (u.a.s) all made to the same design. The u.a.s contain certain mandatory features, such as output registers and circuits for recognising addressing information and simple instructions sent from the processor. They also contain two special-purpose stored-program structures aimed at relieving the load on the processor and its input-output interface. One, called the sense unit, detects specified external conditions and interrupts the processor when they occur. The second, called the sequence unit, carries out simple input-output routines that involve the detection of external events and timing or counting. The paper gives details of the facilities these units provide and discusses the reasons for them. Their programs total 9 bytes and are loaded by the processor as needed. A system suitable for low-and medium-speed devices has been built and successfully demonstrated. In this, all the logic and storage functions of the u.a. are provided on a single m.o.s.t. chip containing about 6000 transistors. The u.a. logic circuits and the interface between u.a.s and the processor operate in the serial mode.\",\"PeriodicalId\":344610,\"journal\":{\"name\":\"Iee Journal on Computers and Digital Techniques\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1978-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Iee Journal on Computers and Digital Techniques\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1049/IJ-CDT.1978.0026\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Iee Journal on Computers and Digital Techniques","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1049/IJ-CDT.1978.0026","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

大规模集成在外设控制单元领域的应用是困难的。这是因为频繁的设计变更会导致较长的设计时间和有限的生产运行。本文提出了一种解决方案,其中一组外围设备的控制在一个通用微处理器和一些“通用适配器”(uas)之间共享,这些适配器都采用相同的设计。uas包含某些强制功能,例如用于识别寻址信息和从处理器发送的简单指令的输出寄存器和电路。它们还包含两个特殊用途的存储程序结构,旨在减轻处理器及其输入输出接口的负载。其中一个被称为感知单元,它检测指定的外部条件,并在这些条件发生时中断处理器。第二个称为序列单元,执行简单的输入-输出例程,包括检测外部事件和定时或计数。本文详细介绍了这些单位提供的设施,并讨论了其原因。它们的程序总共9个字节,并根据需要由处理器加载。建立了一个适用于中低速装置的系统,并成功地进行了演示。其中,u.a的所有逻辑和存储功能都在一个包含约6000个晶体管的单一m.o.s.t.芯片上提供。ua逻辑电路和ua与处理器之间的接口以串行方式工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Control of peripheral devices with a general-purpose processor and universal adaptors
Large-scale integration is difficult to apply in the area of peripheral-device control units. This is because frequent design changes result in long design times and limited production runs. The paper presents a solution to this problem, in which the control of a group of peripheral devices is shared between one general purpose microprocessor and a number of `universal adaptors' (u.a.s) all made to the same design. The u.a.s contain certain mandatory features, such as output registers and circuits for recognising addressing information and simple instructions sent from the processor. They also contain two special-purpose stored-program structures aimed at relieving the load on the processor and its input-output interface. One, called the sense unit, detects specified external conditions and interrupts the processor when they occur. The second, called the sequence unit, carries out simple input-output routines that involve the detection of external events and timing or counting. The paper gives details of the facilities these units provide and discusses the reasons for them. Their programs total 9 bytes and are loaded by the processor as needed. A system suitable for low-and medium-speed devices has been built and successfully demonstrated. In this, all the logic and storage functions of the u.a. are provided on a single m.o.s.t. chip containing about 6000 transistors. The u.a. logic circuits and the interface between u.a.s and the processor operate in the serial mode.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Identification of multidimensional time series and its application in computer graphics 6th annual symposium on computer architecture Tabular method for evaluation of incomplete address decoding in microprocessor systems Segmentation of terrain images using textural and spectral characteristics 4th international conference on software engineering
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1