fpga测试新技术

Proceedings Design, Automation and Test in Europe Pub Date : 1998-02-23 DOI:10.1109/DATE.1998.655841

C. Metra, M. Renovell, G. Mojoli, J. Portal, S. Pastore, J. Figueras, Y. Zorian, D. Salvi, G. Sechi

{"title":"fpga测试新技术","authors":"C. Metra, M. Renovell, G. Mojoli, J. Portal, S. Pastore, J. Figueras, Y. Zorian, D. Salvi, G. Sechi","doi":"10.1109/DATE.1998.655841","DOIUrl":null,"url":null,"abstract":"This paper presents a novel technique for testing Field Programmable Gate Arrays (FPGAs), suitable for use in the case of frequent FPGA reuse and rapid dynamic modifiability of the implemented function.","PeriodicalId":179207,"journal":{"name":"Proceedings Design, Automation and Test in Europe","volume":"67 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-02-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"33","resultStr":"{\"title\":\"Novel technique for testing FPGAs\",\"authors\":\"C. Metra, M. Renovell, G. Mojoli, J. Portal, S. Pastore, J. Figueras, Y. Zorian, D. Salvi, G. Sechi\",\"doi\":\"10.1109/DATE.1998.655841\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel technique for testing Field Programmable Gate Arrays (FPGAs), suitable for use in the case of frequent FPGA reuse and rapid dynamic modifiability of the implemented function.\",\"PeriodicalId\":179207,\"journal\":{\"name\":\"Proceedings Design, Automation and Test in Europe\",\"volume\":\"67 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1998-02-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"33\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Design, Automation and Test in Europe\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DATE.1998.655841\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Design, Automation and Test in Europe","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DATE.1998.655841","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 33

摘要

本文提出了一种测试现场可编程门阵列(FPGA)的新技术，适用于FPGA频繁复用和实现功能快速动态修改的情况。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

Novel technique for testing FPGAs

This paper presents a novel technique for testing Field Programmable Gate Arrays (FPGAs), suitable for use in the case of frequent FPGA reuse and rapid dynamic modifiability of the implemented function.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings Design, Automation and Test in Europe

自引率

0.00%

发文量

期刊最新文献

Design-manufacturing interface. I. Vision [VLSI] Architectural simulation in the context of behavioral synthesis Cross-level hierarchical high-level synthesis An interactive router for analog IC design VHDL modelling and analysis of fault secure systems