Low complexity hardware implementation of quantization and CAVLC for H.264 encoder

H.264 is the advance video coding standard for the compression and distribution of a video content. It has larger complexity in order to satisfy the demand of high quality video at low bit rate. Moreover, it requires the effective implementation of all its internal blocks. In the paper, we focuses on the implementation of two important blocks for H.264 encoder. We propose low complexity design of quantization and Context Adaptive Variable Length Coding (CAVLC). The quantization process is responsible for scaling down the value of transform coefficients. CAVLC is useful for a bit stream generation and it is adopted from the concept of modified Variable Length Coding (VLC) technique. The efficient architectures are designed for quantization and CAVLC blocks to have parallel and pipeline data processing. They are implemented on Virtex 4 XC4VLX40 FPGA family using VHDL. The synthesized results are obtained with Xilinx ISE 14.2 and resource, device utilization and timing analysis are reported. The results are compared with related work that shows the better real time performance of both blocks.