平方公里阵列中频相关器和波束形成器的高性能硬件平台

2017 XXXIInd General Assembly and Scientific Symposium of the International Union of Radio Science (URSI GASS) Pub Date : 2017-08-01 DOI:10.23919/URSIGASS.2017.8104971

Michael Pleasance, Heng Zhang, B. Carlson, R. Webber, D. Chalmers, T. Gunaratne

{"title":"平方公里阵列中频相关器和波束形成器的高性能硬件平台","authors":"Michael Pleasance, Heng Zhang, B. Carlson, R. Webber, D. Chalmers, T. Gunaratne","doi":"10.23919/URSIGASS.2017.8104971","DOIUrl":null,"url":null,"abstract":"The ‘TALON’ architecture has been proposed to meet the unprecedented processing requirements and flexibility required for the Square Kilometre Array-Phase-1 (SKA1) Mid telescope, Correlator & Beamformer (Mid. CBF). The high-performance hardware platform of the TALON architecture incorporates two variants of TALON line-replaceable-units (LRUs); TALON-SX and TALON-MX. Each LRU features a single Intel Stratix-10 FPGA, 2 DDR4 DIMM modules, 4 100GE QSFP28 ports and 48 26 Gbps bi-directional optical channels that connect to a custom optical-backplane. Each LRU facilitates up to 7 TMAC/s of processing capability, 512 GB/s of memory bandwidth and 1.648 Tb/s of I/O capacity.","PeriodicalId":377869,"journal":{"name":"2017 XXXIInd General Assembly and Scientific Symposium of the International Union of Radio Science (URSI GASS)","volume":"180 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"High-performance hardware platform for the square kilomtre array mid correlator & beamformer\",\"authors\":\"Michael Pleasance, Heng Zhang, B. Carlson, R. Webber, D. Chalmers, T. Gunaratne\",\"doi\":\"10.23919/URSIGASS.2017.8104971\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The ‘TALON’ architecture has been proposed to meet the unprecedented processing requirements and flexibility required for the Square Kilometre Array-Phase-1 (SKA1) Mid telescope, Correlator & Beamformer (Mid. CBF). The high-performance hardware platform of the TALON architecture incorporates two variants of TALON line-replaceable-units (LRUs); TALON-SX and TALON-MX. Each LRU features a single Intel Stratix-10 FPGA, 2 DDR4 DIMM modules, 4 100GE QSFP28 ports and 48 26 Gbps bi-directional optical channels that connect to a custom optical-backplane. Each LRU facilitates up to 7 TMAC/s of processing capability, 512 GB/s of memory bandwidth and 1.648 Tb/s of I/O capacity.\",\"PeriodicalId\":377869,\"journal\":{\"name\":\"2017 XXXIInd General Assembly and Scientific Symposium of the International Union of Radio Science (URSI GASS)\",\"volume\":\"180 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 XXXIInd General Assembly and Scientific Symposium of the International Union of Radio Science (URSI GASS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/URSIGASS.2017.8104971\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 XXXIInd General Assembly and Scientific Symposium of the International Union of Radio Science (URSI GASS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/URSIGASS.2017.8104971","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

“TALON”架构的提出是为了满足平方公里阵列第1阶段(SKA1)中望远镜、相关器和波束形成器(Mid. CBF)前所未有的处理要求和灵活性。TALON架构的高性能硬件平台集成了TALON线路可替换单元(lru)的两种变体;TALON-SX和TALON-MX。每个LRU具有单个Intel Stratix-10 FPGA, 2个DDR4 DIMM模块，4个100GE QSFP28端口和48个26 Gbps双向光通道，可连接到定制光背板。每个LRU最大可提供7tmac /s的处理能力、512gb /s的内存带宽和1.648 Tb/s的I/O容量。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文

微信好友朋友圈 QQ好友复制链接

本刊更多论文

High-performance hardware platform for the square kilomtre array mid correlator & beamformer

The ‘TALON’ architecture has been proposed to meet the unprecedented processing requirements and flexibility required for the Square Kilometre Array-Phase-1 (SKA1) Mid telescope, Correlator & Beamformer (Mid. CBF). The high-performance hardware platform of the TALON architecture incorporates two variants of TALON line-replaceable-units (LRUs); TALON-SX and TALON-MX. Each LRU features a single Intel Stratix-10 FPGA, 2 DDR4 DIMM modules, 4 100GE QSFP28 ports and 48 26 Gbps bi-directional optical channels that connect to a custom optical-backplane. Each LRU facilitates up to 7 TMAC/s of processing capability, 512 GB/s of memory bandwidth and 1.648 Tb/s of I/O capacity.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 XXXIInd General Assembly and Scientific Symposium of the International Union of Radio Science (URSI GASS)

自引率

0.00%

发文量