通过硅孔(TSV)阵列估算耦合电容的不同场景

K. Ali, E. Yahya, A. El-Rouby, Y. Ismail
{"title":"通过硅孔(TSV)阵列估算耦合电容的不同场景","authors":"K. Ali, E. Yahya, A. El-Rouby, Y. Ismail","doi":"10.1109/ICEAC.2015.7352170","DOIUrl":null,"url":null,"abstract":"This paper presents characterization for coupling capacitance in through silicon Vias (TSV) arrays. Two scenarios are proposed to estimate the coupling capacitance between TSVs in TSVs array. First scenario is by using a closed form expression that accounts for the shielding effect resulted by TSVs. Second scenario is based on the existence of initial measured capacitance value at certain dimensions, thereafter the capacitance values can be obtained at other dimensions using scaling equations.","PeriodicalId":334594,"journal":{"name":"5th International Conference on Energy Aware Computing Systems & Applications","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-03-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Different scenarios for estimating coupling capacitances of through silicon via (TSV) arrays\",\"authors\":\"K. Ali, E. Yahya, A. El-Rouby, Y. Ismail\",\"doi\":\"10.1109/ICEAC.2015.7352170\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents characterization for coupling capacitance in through silicon Vias (TSV) arrays. Two scenarios are proposed to estimate the coupling capacitance between TSVs in TSVs array. First scenario is by using a closed form expression that accounts for the shielding effect resulted by TSVs. Second scenario is based on the existence of initial measured capacitance value at certain dimensions, thereafter the capacitance values can be obtained at other dimensions using scaling equations.\",\"PeriodicalId\":334594,\"journal\":{\"name\":\"5th International Conference on Energy Aware Computing Systems & Applications\",\"volume\":\"7 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-03-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"5th International Conference on Energy Aware Computing Systems & Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICEAC.2015.7352170\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"5th International Conference on Energy Aware Computing Systems & Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICEAC.2015.7352170","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

本文对硅通孔(TSV)阵列的耦合电容进行了表征。提出了两种场景来估计tsv阵列中tsv之间的耦合电容。第一种情况是使用封闭形式表达式来解释tsv造成的屏蔽效应。第二种情况是基于在某一维度上初始测量电容值的存在,此后可以利用标度方程得到其他维度上的电容值。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Different scenarios for estimating coupling capacitances of through silicon via (TSV) arrays
This paper presents characterization for coupling capacitance in through silicon Vias (TSV) arrays. Two scenarios are proposed to estimate the coupling capacitance between TSVs in TSVs array. First scenario is by using a closed form expression that accounts for the shielding effect resulted by TSVs. Second scenario is based on the existence of initial measured capacitance value at certain dimensions, thereafter the capacitance values can be obtained at other dimensions using scaling equations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Energy-efficient radio resource management for next generation dense HetNet Mobile GPU Cloud Computing with real time application Different scenarios for estimating coupling capacitances of through silicon via (TSV) arrays Power-delay analysis of an ABACUS parallel integer multiplier VLSI implementation A low power and high performance face detection on mobile GPU
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1