基于Edwards曲线和DFT模乘法的ECC处理器的FPGA实现

O. Al-Khaleel, S. Baktir, Alptekin Küpçü
{"title":"基于Edwards曲线和DFT模乘法的ECC处理器的FPGA实现","authors":"O. Al-Khaleel, S. Baktir, Alptekin Küpçü","doi":"10.1109/ICICS52457.2021.9464611","DOIUrl":null,"url":null,"abstract":"In this work, an elliptic curve cryptography (ECC) processor is proposed. The ECC processor has been designed based on Edwards curves defined over the finite prime field GF ((213 − 1)13). Modular multiplication in the proposed ECC processor is carried out in the frequency domain using a Discrete Fourier Transform (DFT) modular multiplier. Different base field adders and base field multipliers have been designed and utilized in the design of the DFT modular multiplier. The ECC processor has been described and functionally tested using the VHDL language and the simulation tool in the Xilinx ISE14.2. Furthermore, the ECC processor has been synthesized using the synthesis tool in the Xilinx ISE14.2, targeting the Virtex-5 FPGA family. Our synthesis results show that the proposed ECC processor achieves higher speed with minor area penalty compared to the similar work in the literature.","PeriodicalId":421803,"journal":{"name":"2021 12th International Conference on Information and Communication Systems (ICICS)","volume":"47 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-05-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"FPGA Implementation of an ECC Processor Using Edwards Curves and DFT Modular Multiplication\",\"authors\":\"O. Al-Khaleel, S. Baktir, Alptekin Küpçü\",\"doi\":\"10.1109/ICICS52457.2021.9464611\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, an elliptic curve cryptography (ECC) processor is proposed. The ECC processor has been designed based on Edwards curves defined over the finite prime field GF ((213 − 1)13). Modular multiplication in the proposed ECC processor is carried out in the frequency domain using a Discrete Fourier Transform (DFT) modular multiplier. Different base field adders and base field multipliers have been designed and utilized in the design of the DFT modular multiplier. The ECC processor has been described and functionally tested using the VHDL language and the simulation tool in the Xilinx ISE14.2. Furthermore, the ECC processor has been synthesized using the synthesis tool in the Xilinx ISE14.2, targeting the Virtex-5 FPGA family. Our synthesis results show that the proposed ECC processor achieves higher speed with minor area penalty compared to the similar work in the literature.\",\"PeriodicalId\":421803,\"journal\":{\"name\":\"2021 12th International Conference on Information and Communication Systems (ICICS)\",\"volume\":\"47 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-05-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 12th International Conference on Information and Communication Systems (ICICS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICS52457.2021.9464611\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 12th International Conference on Information and Communication Systems (ICICS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICS52457.2021.9464611","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文提出了一种椭圆曲线加密(ECC)处理器。基于有限素数域GF((213−1)13)上定义的Edwards曲线,设计了ECC处理器。采用离散傅立叶变换(DFT)模乘法器在频域进行ECC处理器的模乘。设计了不同的基场加法器和基场乘法器,并应用于DFT模乘法器的设计中。使用Xilinx is14.2中的VHDL语言和仿真工具对ECC处理器进行了描述和功能测试。此外,ECC处理器已使用Xilinx ISE14.2中的合成工具合成,目标是Virtex-5 FPGA家族。我们的综合结果表明,与文献中类似的工作相比,所提出的ECC处理器在较小的面积损失下实现了更高的速度。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
FPGA Implementation of an ECC Processor Using Edwards Curves and DFT Modular Multiplication
In this work, an elliptic curve cryptography (ECC) processor is proposed. The ECC processor has been designed based on Edwards curves defined over the finite prime field GF ((213 − 1)13). Modular multiplication in the proposed ECC processor is carried out in the frequency domain using a Discrete Fourier Transform (DFT) modular multiplier. Different base field adders and base field multipliers have been designed and utilized in the design of the DFT modular multiplier. The ECC processor has been described and functionally tested using the VHDL language and the simulation tool in the Xilinx ISE14.2. Furthermore, the ECC processor has been synthesized using the synthesis tool in the Xilinx ISE14.2, targeting the Virtex-5 FPGA family. Our synthesis results show that the proposed ECC processor achieves higher speed with minor area penalty compared to the similar work in the literature.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
The influence of operating laser wavelengths on Doppler effect in LEO Optical satellite constellation Team YahyaD11 at the Mowjaz Multi-Topic Labelling Task SecKG: Leveraging attack detection and prediction using knowledge graphs DeSAN: De-anonymization against Background Knowledge in Social Networks Arabic Multi-Topic Labelling using Bidirectional Long Short-Term Memory
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1