基于抽象细化方法的MPSoC通信架构探索

Hao Shen, F. Pétrot
{"title":"基于抽象细化方法的MPSoC通信架构探索","authors":"Hao Shen, F. Pétrot","doi":"10.1109/VLSI.2008.64","DOIUrl":null,"url":null,"abstract":"The complexity of today's Multi-Processors System-on-Chip (MPSoC) requires new design methodologies to solve time-to-market and design cost problems. In SoC for which several subsystems are connected together, we notice that lots of design time is wasted on solving the inter-subsystem (global) communication problem. In this paper, we propose a novel communication exploration method based on a multi-abstraction levels exploration. With this work, the inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. The simulation at the higher abstraction level allows designers to explore parameters of the interconnection model at the more detailed abstraction level. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, we illustrate the whole communication exploration process step by step. From experimental results, we show that compared with the cycle accurate simulation, the inter-subsystem communication can be well optimized and evaluated at higher abstraction levels.","PeriodicalId":143886,"journal":{"name":"21st International Conference on VLSI Design (VLSID 2008)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2008-01-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"MPSoC Communication Architecture Exploration Using an Abstraction Refinement Method\",\"authors\":\"Hao Shen, F. Pétrot\",\"doi\":\"10.1109/VLSI.2008.64\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The complexity of today's Multi-Processors System-on-Chip (MPSoC) requires new design methodologies to solve time-to-market and design cost problems. In SoC for which several subsystems are connected together, we notice that lots of design time is wasted on solving the inter-subsystem (global) communication problem. In this paper, we propose a novel communication exploration method based on a multi-abstraction levels exploration. With this work, the inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. The simulation at the higher abstraction level allows designers to explore parameters of the interconnection model at the more detailed abstraction level. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, we illustrate the whole communication exploration process step by step. From experimental results, we show that compared with the cycle accurate simulation, the inter-subsystem communication can be well optimized and evaluated at higher abstraction levels.\",\"PeriodicalId\":143886,\"journal\":{\"name\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-01-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"21st International Conference on VLSI Design (VLSID 2008)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSI.2008.64\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"21st International Conference on VLSI Design (VLSID 2008)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSI.2008.64","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

当今多处理器片上系统(MPSoC)的复杂性需要新的设计方法来解决上市时间和设计成本问题。在多个子系统连接在一起的SoC中,我们注意到在解决子系统间(全局)通信问题上浪费了大量的设计时间。本文提出了一种基于多抽象层次探索的通信探索方法。有了这项工作,子系统间的通信结构可以在设计过程开始时通过在三个不同的抽象层次上使用仿真模型来优化。在更高抽象层次上的仿真允许设计者在更详细的抽象层次上探索互连模型的参数。使用这种探索方法可以避免一些设计环路的情况。通过Motion-JPEG的案例研究,我们一步一步地说明了整个通信探索过程。实验结果表明,与周期精确仿真相比,子系统间通信可以在更高的抽象层次上进行优化和评估。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
MPSoC Communication Architecture Exploration Using an Abstraction Refinement Method
The complexity of today's Multi-Processors System-on-Chip (MPSoC) requires new design methodologies to solve time-to-market and design cost problems. In SoC for which several subsystems are connected together, we notice that lots of design time is wasted on solving the inter-subsystem (global) communication problem. In this paper, we propose a novel communication exploration method based on a multi-abstraction levels exploration. With this work, the inter-subsystem communication structure can be optimized at the beginning of the design process by using simulation models at three different abstraction levels. The simulation at the higher abstraction level allows designers to explore parameters of the interconnection model at the more detailed abstraction level. Some design loop cases can be avoided by using this exploration method. With the Motion-JPEG case study, we illustrate the whole communication exploration process step by step. From experimental results, we show that compared with the cycle accurate simulation, the inter-subsystem communication can be well optimized and evaluated at higher abstraction levels.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Memory Design and Advanced Semiconductor Technology A Robust Architecture for Flip-Flops Tolerant to Soft-Errors and Transients from Combinational Circuits IEEE Market-Oriented Standards Process and the EDA Industry Concurrent Multi-Dimensional Adaptation for Low-Power Operation in Wireless Devices MoCSYS: A Multi-Clock Hybrid Two-Layer Router Architecture and Integrated Topology Synthesis Framework for System-Level Design of FPGA Based On-Chip Networks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1