GNSS接收机信号跟踪模块的实现

A. Kumarin, I. Kudryavtsev, S. Shafran
{"title":"GNSS接收机信号跟踪模块的实现","authors":"A. Kumarin, I. Kudryavtsev, S. Shafran","doi":"10.23919/icins43215.2020.9133858","DOIUrl":null,"url":null,"abstract":"Software defined radio-based GNSS receivers are getting more and more popular. Signal tracking is the most time-consuming part of signal processing in such receivers. The main purpose was to design FPGA-based signal tracking module of a System-on-Chip-based receiver. Its hardware processor system is used for signal acquisition and position computation, while the FPGA part is used for signal tracking. The design includes data buffers with shared memory, resource-efficient signal multipliers, set of correlators, discriminators and special multichannel memory-based C/A code generator. All the units are implemented using System Verilog hardware description language.","PeriodicalId":127936,"journal":{"name":"2020 27th Saint Petersburg International Conference on Integrated Navigation Systems (ICINS)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Implementation of a GNSS Receiver Signal Tracking Module\",\"authors\":\"A. Kumarin, I. Kudryavtsev, S. Shafran\",\"doi\":\"10.23919/icins43215.2020.9133858\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Software defined radio-based GNSS receivers are getting more and more popular. Signal tracking is the most time-consuming part of signal processing in such receivers. The main purpose was to design FPGA-based signal tracking module of a System-on-Chip-based receiver. Its hardware processor system is used for signal acquisition and position computation, while the FPGA part is used for signal tracking. The design includes data buffers with shared memory, resource-efficient signal multipliers, set of correlators, discriminators and special multichannel memory-based C/A code generator. All the units are implemented using System Verilog hardware description language.\",\"PeriodicalId\":127936,\"journal\":{\"name\":\"2020 27th Saint Petersburg International Conference on Integrated Navigation Systems (ICINS)\",\"volume\":\"29 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 27th Saint Petersburg International Conference on Integrated Navigation Systems (ICINS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/icins43215.2020.9133858\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 27th Saint Petersburg International Conference on Integrated Navigation Systems (ICINS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/icins43215.2020.9133858","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

基于无线电的软件定义GNSS接收机越来越受欢迎。信号跟踪是这类接收机信号处理中最耗时的部分。主要目的是设计基于fpga的片上系统接收机的信号跟踪模块。其硬件处理器系统用于信号采集和位置计算,FPGA部分用于信号跟踪。该设计包括具有共享内存的数据缓冲器、资源高效的信号乘法器、一组相关器、鉴别器和专用的基于多通道存储器的C/A码发生器。所有单元均采用System Verilog硬件描述语言实现。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Implementation of a GNSS Receiver Signal Tracking Module
Software defined radio-based GNSS receivers are getting more and more popular. Signal tracking is the most time-consuming part of signal processing in such receivers. The main purpose was to design FPGA-based signal tracking module of a System-on-Chip-based receiver. Its hardware processor system is used for signal acquisition and position computation, while the FPGA part is used for signal tracking. The design includes data buffers with shared memory, resource-efficient signal multipliers, set of correlators, discriminators and special multichannel memory-based C/A code generator. All the units are implemented using System Verilog hardware description language.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Visual Localization of a Ground Vehicle Using a Monocamera and Geodesic-Bound Road Signs Optimization of Data Pre-Processing for Compensation of Temperature Dependence of FOG bias by a Neural Network Construction of a Three-Pulse Approach to Phobos Trajectories with Access to the Mars Hill Sphere Based on the Solution of a Series of Lambert's Problems Setup for Measuring Complex Coupling Parameters in Laser Gyro Ring Cavity Implementation of the Algorithm for Estimating the State Vector of a Dynamic System in Undefined Conditions
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1