利用电感栅极驱动方法改进SiC MOSFET的快速开关

M. Lapointe, L. Collier, T. Kajiwara, J. Dickens, J. Mankowski, A. Neuber
{"title":"利用电感栅极驱动方法改进SiC MOSFET的快速开关","authors":"M. Lapointe, L. Collier, T. Kajiwara, J. Dickens, J. Mankowski, A. Neuber","doi":"10.1109/PPPS34859.2019.9009986","DOIUrl":null,"url":null,"abstract":"An innovative gating scheme for wide bandgap semiconductor switches is investigated to fully exploit recent advances of SiC MOSFET properties in hold-off voltage (from single digits to tens of kV) and low on-state resistance (tens of mΩ). Robust gate driving techniques are required to achieve fast risetimes on the order of 10–20 ns. Further, due to the high dI/dt, and subsequent inductive kickback, parasitic inductance may drastically affect the performance of commercially available totem-pole gate drivers. Further, traditionally packaged MOSFETs exhibit additional degradation of switching characteristics due to the introduction of parasitics primarily due to their lead geometry.","PeriodicalId":103240,"journal":{"name":"2019 IEEE Pulsed Power & Plasma Science (PPPS)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Improving Fast SiC MOSFET Switching Using an Inductive Gate Drive Approach\",\"authors\":\"M. Lapointe, L. Collier, T. Kajiwara, J. Dickens, J. Mankowski, A. Neuber\",\"doi\":\"10.1109/PPPS34859.2019.9009986\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An innovative gating scheme for wide bandgap semiconductor switches is investigated to fully exploit recent advances of SiC MOSFET properties in hold-off voltage (from single digits to tens of kV) and low on-state resistance (tens of mΩ). Robust gate driving techniques are required to achieve fast risetimes on the order of 10–20 ns. Further, due to the high dI/dt, and subsequent inductive kickback, parasitic inductance may drastically affect the performance of commercially available totem-pole gate drivers. Further, traditionally packaged MOSFETs exhibit additional degradation of switching characteristics due to the introduction of parasitics primarily due to their lead geometry.\",\"PeriodicalId\":103240,\"journal\":{\"name\":\"2019 IEEE Pulsed Power & Plasma Science (PPPS)\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE Pulsed Power & Plasma Science (PPPS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/PPPS34859.2019.9009986\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Pulsed Power & Plasma Science (PPPS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PPPS34859.2019.9009986","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

研究了一种用于宽带隙半导体开关的创新门控方案,以充分利用SiC MOSFET在保持电压(从个位数到数十千伏)和低导通状态电阻(数十mΩ)方面的最新进展。为了实现10 - 20ns量级的快速上升时间,需要稳健的栅极驱动技术。此外,由于高dI/dt和随后的电感反流,寄生电感可能会极大地影响商用图腾极栅驱动器的性能。此外,传统封装的mosfet表现出额外的开关特性退化,这主要是由于其引线几何形状引入了寄生效应。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Improving Fast SiC MOSFET Switching Using an Inductive Gate Drive Approach
An innovative gating scheme for wide bandgap semiconductor switches is investigated to fully exploit recent advances of SiC MOSFET properties in hold-off voltage (from single digits to tens of kV) and low on-state resistance (tens of mΩ). Robust gate driving techniques are required to achieve fast risetimes on the order of 10–20 ns. Further, due to the high dI/dt, and subsequent inductive kickback, parasitic inductance may drastically affect the performance of commercially available totem-pole gate drivers. Further, traditionally packaged MOSFETs exhibit additional degradation of switching characteristics due to the introduction of parasitics primarily due to their lead geometry.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Impedance Characteristics of Metal Oxide Varistor under Different Pulses Plasma Simulation and Modeling of Pseudospark Discharge for High Density and Energetic Electron Beam Generation A Comprehensive Design Procedure for High Voltage Pulse Power Transformers Concept Designs of a Compact LTD Generator with a Pulse Rise Time of 100 ns Cinco: A Compact High-Current Driver for High-Energy-Density Physics
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1