基于信号传输和共享内存的微内核操作系统核间通信机制

Cheng Liu, Lei Luo, Mengmeng Li, Pinyuan Lei, Lirong Chen, Kun Xiao
{"title":"基于信号传输和共享内存的微内核操作系统核间通信机制","authors":"Cheng Liu, Lei Luo, Mengmeng Li, Pinyuan Lei, Lirong Chen, Kun Xiao","doi":"10.1109/ISSSR53171.2021.00031","DOIUrl":null,"url":null,"abstract":"With the coming of the Internet of things(IoT) era and the development of semiconductor equipment, multicore processors have begun to be widely used in IoT devices to meet their requirements for powerful processing capabilities. Unlike desktop or server operating systems such as Linux, current embedded operating systems often do not support multi-core processors well. Tasks on different cores often require information exchange, known as inter-core communication, which significantly impacts the processing performance of multi-core operation systems. In this paper, we proposed an inter-core communication method based on signal transmission and shared memory, which is flexible and various types of data can be transferred efficiently. We have implemented and experimented with it on our own microkernel operating system named Mginkgo. The experimental results show that the average time to trigger an inter-core interrupt is about 0.093 microseconds. The average inter-core interrupt processing time is about 3.986 microseconds. And the communication time of the system for multi-core Inter-Process Communication(IPC) is about 18us, which is the same as that of single-core IPC. The inter-core communication method proposed in this paper achieves very low latency with almost no performance consumption and maintains the high performance of the whole system.","PeriodicalId":211012,"journal":{"name":"2021 7th International Symposium on System and Software Reliability (ISSSR)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Inter-Core Communication Mechanisms for Microkernel Operating System based on Signal Transmission and Shared Memory\",\"authors\":\"Cheng Liu, Lei Luo, Mengmeng Li, Pinyuan Lei, Lirong Chen, Kun Xiao\",\"doi\":\"10.1109/ISSSR53171.2021.00031\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"With the coming of the Internet of things(IoT) era and the development of semiconductor equipment, multicore processors have begun to be widely used in IoT devices to meet their requirements for powerful processing capabilities. Unlike desktop or server operating systems such as Linux, current embedded operating systems often do not support multi-core processors well. Tasks on different cores often require information exchange, known as inter-core communication, which significantly impacts the processing performance of multi-core operation systems. In this paper, we proposed an inter-core communication method based on signal transmission and shared memory, which is flexible and various types of data can be transferred efficiently. We have implemented and experimented with it on our own microkernel operating system named Mginkgo. The experimental results show that the average time to trigger an inter-core interrupt is about 0.093 microseconds. The average inter-core interrupt processing time is about 3.986 microseconds. And the communication time of the system for multi-core Inter-Process Communication(IPC) is about 18us, which is the same as that of single-core IPC. The inter-core communication method proposed in this paper achieves very low latency with almost no performance consumption and maintains the high performance of the whole system.\",\"PeriodicalId\":211012,\"journal\":{\"name\":\"2021 7th International Symposium on System and Software Reliability (ISSSR)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 7th International Symposium on System and Software Reliability (ISSSR)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSSR53171.2021.00031\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 7th International Symposium on System and Software Reliability (ISSSR)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSSR53171.2021.00031","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

随着物联网时代的到来和半导体设备的发展,多核处理器开始广泛应用于物联网设备中,以满足其对强大处理能力的需求。与桌面或服务器操作系统(如Linux)不同,当前的嵌入式操作系统通常不能很好地支持多核处理器。不同核上的任务通常需要进行信息交换,称为核间通信,这对多核操作系统的处理性能有很大影响。本文提出了一种基于信号传输和共享存储器的核间通信方法,该方法灵活,能够高效地传输各种类型的数据。我们已经在我们自己的名为Mginkgo的微内核操作系统上实现并试验了它。实验结果表明,触发核间中断的平均时间约为0.093微秒。核间中断处理的平均时间约为3.986微秒。多核进程间通信(IPC)系统的通信时间约为18us,与单核IPC相同。本文提出的核间通信方法在几乎不消耗性能的情况下实现了极低的延迟,并保持了整个系统的高性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
查看原文
分享 分享
微信好友 朋友圈 QQ好友 复制链接
本刊更多论文
Inter-Core Communication Mechanisms for Microkernel Operating System based on Signal Transmission and Shared Memory
With the coming of the Internet of things(IoT) era and the development of semiconductor equipment, multicore processors have begun to be widely used in IoT devices to meet their requirements for powerful processing capabilities. Unlike desktop or server operating systems such as Linux, current embedded operating systems often do not support multi-core processors well. Tasks on different cores often require information exchange, known as inter-core communication, which significantly impacts the processing performance of multi-core operation systems. In this paper, we proposed an inter-core communication method based on signal transmission and shared memory, which is flexible and various types of data can be transferred efficiently. We have implemented and experimented with it on our own microkernel operating system named Mginkgo. The experimental results show that the average time to trigger an inter-core interrupt is about 0.093 microseconds. The average inter-core interrupt processing time is about 3.986 microseconds. And the communication time of the system for multi-core Inter-Process Communication(IPC) is about 18us, which is the same as that of single-core IPC. The inter-core communication method proposed in this paper achieves very low latency with almost no performance consumption and maintains the high performance of the whole system.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
期刊最新文献
Research on Digital Circuit Teaching Reform and Innovation Practice of Software Engineering Specialty under Engineering Education Roads to What We Want: A Game Generator based on Reverse Design A Novel Clustering Scheme based on Density Peaks and Spectral Analysis ABS/EBD Automobile Auxiliary Brake System based on CAN Bus A Parallel Stratified Model Checking Technique/Tool for Leads-to Properties
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
现在去查看 取消
×
提示
确定
0
微信
客服QQ
Book学术公众号 扫码关注我们
反馈
×
意见反馈
请填写您的意见或建议
请填写您的手机或邮箱
已复制链接
已复制链接
快去分享给好友吧!
我知道了
×
扫码分享
扫码分享
Book学术官方微信
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术
文献互助 智能选刊 最新文献 互助须知 联系我们:info@booksci.cn
Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。
Copyright © 2023 Book学术 All rights reserved.
ghs 京公网安备 11010802042870号 京ICP备2023020795号-1